Today's Implementations of Artificial Neural Network (ANN)


Hidden Layers
CPU, GPU, FPGA or ASIC implementations predominantly use Synchronous, Clocked, architecture resulting in higher power consumption.
CPUs and GPUs are large, complex hardware regardless of the size of the ANN.

Parallelism is being applied to ANN's to speed up learning and classification but as parallelism increases, complexity in implementing these ANN's also increases. Compromises are made and optimal parallelism, and hence optimal speed, is sometimes not achieved. Clock frequency can be a limiting factor in these Synchronous systems.

A significant amount of software written for these systems is Serial and not easily Parallelized without a considerable rewrite.

## Deep Learning Systems



Convolutional Neural Networks (CNN) Learned Features

Classifier


Flowpro Machine
Feed Forward Neural Network


Flowpro Machines are
Clock-less and parallel resulting in lowest power consumption and fault tolerance.

Flowpro Machines produce hardware sized for the ANN and are particularly well suited for ANN applications at the "Edge" and support both CNN's and SNN's (Spiking Neural Networks).
Parallelism is a foundational quality of Flowpro Machines. Flowpro Machines execute in parallel natively in substrate or are multitasked when executing on Turing Machines. Both are equivalent parallel systems within limits set by a parameter. Flowpro Machines run as fast as they can. They are bound by processor speed on Turing Machines and propagation delay when executing in substrate as Clock-less Asynchronous or Ordered Machines.

Companion patent US 9,003,383 Analytic Engine to Parallelize Serial Code imports other code into Flowpro Machine Objects for execution as parallel Flowpro Machines. It has been shown that converting real time industrial controls at GM Powertrain to Flowpro Machines improves speed.

Flowpro Machine
Machine Learning Systems

'Hyper-Parallel' Deep Learning Systems


## Executing Millions of Parallel Asynchronous Flowpro Machines (FMs) per chip is achievable, perhaps fostering A New AI?

Today's Machine Learning and Deep Learning systems work well and continue to incrementally improve. Implementing the current learning algorithms with Flowpro Machines will greatly reduce the power requirements of these same algorithms, probably increase the speed of inference and perhaps incrementally improve recognition probabilities? A parallel approach to Al using the Flowpro Machines has yet to be scaled, but with Chips approaching 30 billion transistors, hyper-parallel Al is possible. US patent \#10,181,003 provides a parallel hierarchical technology to construct and asynchronously execute Action, Test, And Task transistor circuits directly from asynchronous flowchart Models called Flowpro Machines.

[^0]
[^0]:    Best Estimate of the Number of Transistors Needed to Implement a Flowpro Machine (FM) Parallel Deep Learning 4 Layer CNN Chip
    Total FMs Needed $=4 \mathrm{~K}$ TV Pixels $/(5 \times 5)$ Convolutions $\times(5$ FM-MACs $)+(((3$ Convolution Layers $)))+$ Classify \& Control FMs Total FMs Needed $\sim=((8,294,400 / 25) \times 5)+(((69,025)))+($ est. 5,000$) \sim=1,732,905$ Flowpro Machines

    Total Transistors Needed $=($ Total $F M$ N Needed $\times$ ave. 100 Blocks per FM $\times$ ave. 12 Transistors per Block $) \times$ Design Cushion $\sim=(1,732,905 \times 100 \times 12) \times 1.5=2,079,486,000 \times 1.5=3,119,229,000$ Transistors

