

EMC, SI, and PI Impact of Embedded Capacitance and High-Performance Copper in RF and High Speed Digital Devices

November 9, 2022

PCB Carolina McKimmon Center, Raleigh, NC





1

ABSTRACT:

With miniaturization, higher speeds, and more device complexity, today's RF and high-speed digital devices require more precise filtering, improved signals, and power with less noise. This discussion will focus on how the lowest profile coppers can improve SI, how ultra-thin coppers can be used to make more precise circuits and features, and how extremely thin and high Dk dielectrics improve EMC, SI and PI.





WE WILL LOOK AT:

- Intro to electro deposited copper and embedded capacitance materials
- Impact of Very Smooth Profile Copper on Transmission
- MicroThin and RF
- Embedded Capacitance for RF and Digital and impact on EMC
- Wrap up





Sharper Images are Good!



Hubble Webb Southern Ring Nebula





Hubble

Webb Pillars of Creation

Credits: NASA, ESA, CSA, STScI; Joseph DePasquale (STScI), Anton M. Koekemoer (STScI), Alyssa Pagan (STScI)





High Resolution for Better Signals....this guy looks Bad!



Eugenijus Kavaliauskas/Nikon Small World



110922RC

Resonance is Bad!





PCB Carolína 2022 🎵









PCB Carolina 2022

Embedded Capacitance and Advanced Copper is Good!



Routers



Servers (Cloud computing)



SSD storage



Super computers



Aerospace

IC testers

Modules

FARADFLEX®

OAK-MITSUI TECHNOLOGIES



Drones

MEMS Microphones

(Size 2.5mmx3.5mm)



Organic Capacitor chip Diplexers, RF Filters



Automotive

110922RC

Medical



Very Smooth Profile Copper and RF



PCB Carolina 2022

At higher frequency range, the signal currency runs at the surface of copper foil (Skin Effect). The depth in which signal currency runs is called "Skin Depth". The Skin Depth can be calculated by the formula: $\delta = \frac{1}{\sqrt{\pi f \mu \sigma}} = \frac{0.066}{\sqrt{f}} \quad \text{f=frequency}$



Higher frequency \Rightarrow More Skin effect

More affected by conductor surface conditions In case of higher conductor roughness, wire length becomes longer in effect.

Increased Signal Loss

Image of signal currency flow



Higher frequency case

Low conductor roughness proved to improve Signal Loss.

PCB Carolina 2022

Making Smoother Copper



OAK-MITSUI TECHNOLOGIES



VSP

Very Smooth Profile



Standard Copper Foil





MITSUI KINZOKU TAKING FULL ADVANTAGE OF MATERIAL INTELLIGENCE MITSUI 2007



PCB Carolína 2022

KINZOKU face Roughness, Rz

	MLS-G	MLS-G3	HS-VSP	HS1-VSP	HS2-VSP	SI-VSP
Base copper	3.2um	3.2um	1.3um (Drum side)	1.3um (Drum side)	1.3um (Drum side)	1.3um (Drum side)
	1.3um (Drum side)	1.3um (Drum side)	0.5um	0.5um	0.5um	0.5um
After treated			***			
соррег	2.5um	1.3um	1.8um	1.3um	0.8um	0.5um
Bonding side SEM image			same source data source	ARE SAY 4 DA BOA	Event Sov d De Kirk)	SAUEL SPORT SO HEAS

110922RC

PCB Carolina 2022





PCB Carolina 2022



Line 300µm

Transmission Loss, lowest profile copper comparisons

PCB Carolina 2022.

Dielectric : Low loss Prepreg 136um, Dk 3.4, Df 0.002 Cu thickness : $18\mu m$ Impedance : 50Ω Measurement mode : Microstrip Line / Single







MicroThin and RF







Thin Copper in RF Applications

Useable for very fine pitch pattern under L/S=30/30µm formation by MSAP*.

*MSAP: Modified Semi-Additive Process

<u>MicroThin</u>[™]



	Variations		Surface roughness [µm]	Target L/S	Thickness [µm]			
				by MSAP	1.5	2	3	5
	Standard	MT18SD-H	Rz 3.0	30/30µm			•	•
	Low Profile	MT18Ex	Rz 2.0	25/25µm	•	•	•	•
	Very Low Profile	MT18FL	Rz 1.3	15/15µm	•	•	•	



Thin Copper in RF Applications

PCB Carolína 2022

Coverage of MSAP has spread from IC substrate to Smartphone Motherboard

IC Substrate DRAM ① Application Processor ② Smartphone Motherboard ③





Change of patterning method on Mother Board



Reason for using MSAP for Smartphone Motherboard

- ✓ Miniaturization and densification of Mother Board to enlarge battery space.
- ✓ Narrower BGA ball pitch to improve the function of IC package
- ✓ Improvement of signal characteristics in high speed signal





MicroThin

SEM High Resolution Image/ 12 micron Lines and 12 micron Spaces





Embedded Capacitance and RF, PI, and EMC



110922RC

PCB Carolina 2022 110922RC IC Component Decoupling capacitors IC Package \mathbf{D} Inductance Loop Traces **High Inductance** Large Inductance Loop Bulk and Decoupling Caps Provide an almost unlimited **Reservoir but its Very Very Far Away** Can't reach the IC above 200 MHz





 Concept of Ultra Thin Embedded Capacitance Laminates Traditional Surface Mount Decoupling capacitor design







• Why Embedded Capacitance and Thin Dielectrics?

- Better PDN (Power Delivery Network)
- More design space
- Low inductance
- Low impedance
- Reduced noise

- Lower Profile
- Can remove most 0.1μF and
 0.01 μF decoupling capacitors
- ✤ Weight reduction
- ✤ Higher reliability
- In some designs better thermal transfer





• What is a Planar Capacitor?

Conductive plane pair with dielectric separation







EMBEDDED CAPACITANCE LAMINATE CONSIDERATIONS

When Designing the PCB: Two Factors That Determine Capacitance Of A Laminate

Dk of the Material- Dielectric Constant- Capacitance is directly proportional to the Dk **HIGHER Dk IS BETTER!**

Thickness of the dielectric- Capacitance is inversely proportional to thickness **THINNER IS BETTER!**





3.

Ο

 $\overline{\mathbf{C}}$

Embedded Capacitance Materials

Types of Embedded Capacitance Laminate

Used in Shared Planar Applications





Polymer film with filled resin

Laminate constructed with:

- Copper (from 2 oz to as thin as 3 micron)
- Epoxy or other type resin bonded to a high performance polymer film
- Thicknesses from 25 micron to as thin as 3 micron
- D_k from 3.5 to as high as 30







00



Why Embedded Capacitance and Thin Dielectrics?

FaradFlex[®] is much thinner than other cores

Z-axis of the PCB can be reduced or more layers put in the same thickness

<u>Replace existing power/ground layers with</u> *FaradFlex*[®] for use as power distribution layer

10 layer stack-up with 2 power-ground layers at L2/L3 and L8/L9 (using *FaradFlex*[®] in the power-ground allows for embedded capacitance)





• Bare Board Impedance

Maacuramant

MEASURE S .: BY DIRECT STIMULUS INJECTION INTO THE COPPER PLANES PC 4 LAYER TEST BOARD CROSS SECTION VIEW VNA PORT 1 LAYER FILLER PREPREG DELECTRIC LAVER 10000 UNCER TEST FILLER PREPARG VNA PORT 2 VIA HEIGHTS REMAIN CONSTANT FOR ALL DLUT THICKNESS - 0.050 →



Courtesy of Oracle



PCB Carolina P228 Electrical Performance

Discrete capacitors of 0.1µF have a resonance frequency of about 15 MHz Discrete capacitors of 0.01µF have a resonance frequency of about 40 MHz





PCB Carolina 2022 • PCB Electrical Performance (Up to 1 GHz)





PCB Electrical Performance (Up to 50 GHz, simulated) 10 50 micron Meg 7 MC25L 25 micron MC24M 22 micron PI Improved MC12TM 12 micron, high Dk MC8M 8 micron, MC7TM 7 micron, high Dk [Z₁₁] (0hm) **МС3ТВ** 3 micron, high Dk 0.1Thinner is Better! Lower Inductance 0.01Lower resonance 0.001 0.1 0.01 10 50 Frequency (GHz) - Meg7 - MCITE MC12TM - MOLM MCTIN

PCB Carolina 2022.



Embedded Capacitance Materials for RF High DK and/ or Low Df



Fig. 1. Low dielectric loss (DF) FaradFlex, "ST" & "LD" series for RF module





Dk & DF vs Frequency (1 GHz – 10 GHz)



Fig. Dk and DF vs frequency at GHz of FaradFlex materials

110922RC



Embedded Capacitance Materials and RF

Temperature Dependence of Capacitance





Embedded Capacitance for RF

Low Loss MC12LD for use in RF

For use in:

- Inductors
- Diplexers
- Capacitors
- Filters





PCB Carolina 2022 Dernational Microwave Symposium 2021

Diplexer

- A device containing 2 RF filters and one I/O port.
- Enables 2 RF transceivers to operate on 1 RF antenna.





Important Parameters

- Low insertion loss at each center frequency.
- High rejection of out of band frequencies.
- Size.





Cross Talk- Impact on High Speed Signaling



Permission from Taiki Kitazawa, Nara Institute of Science and Technology, Graduate School of Information Science

M1

M2

M3

M4



Cross Talk- Impact on High Speed Signaling



Permission from Taiki Kitazawa, Nara Institute of Science and Technology, Graduate School of Information Science



Cross Talk- Impact on High Speed Signaling



Permission from Taiki Kitazawa, Nara Institute of Science and Technology, Graduate School of Information Science

110922RC



Backgrou nd

Technical Background

- EMI problems are getting more critical as frequency goes higher and higher.
- IoT devices are getting smaller, so resonance frequency from PDN becomes higher.

2 4G

• This would affect Wi-Fi bands and 5G bands.







- Sometimes, ground stitching via or edge plating is used to mitigate EMI from PDN.
- But these solutions would end up with cost increase.
- Also for higher frequency, it won't work well due to via pitch limitation.

Research Theme

Find a solution for mitigating higher frequency EMI using high Dk material for PDN.
 Find if we could eliminate stitching via and edge plating with high Dk material.





Stack-ups: Via Stitch versus Embedded Capacitance







Near Field EMI Measurements (study removing via stitch from design by replacing with embedded capacitance)

Test Equipment:

- 1. Near-field EMI Scanner (SmartScan 350 from API) with Ez Probe
- 2. Signal Generator (Anritsu 68369A)
- 3. Spectrum Analyzer (Anritsu MS2760A)





Test Condition:

- 1. Scan Frequency : 500MHz/1GHz/6GHz/18GHz/40GHz
- 2. Output Power : 15dBm@500MHz/10dBm@1GHz/7dBm@6-40GHz





18GHz Measurement Results





Near-field Measurement Result Summary

Material	500MHz	1GHz	6GHz	18GHz	40GHz
FR-4 (No Via)	-51.24	-63.32	-41.03	2.76	-38.29
FR-4 (2.5mm Pitch Via)	-56.38	-68.8	-47.45	-13.33	-44.11
MC8M (No Via)	-66.24	-67.44	-48.44	-25.01	-47.74
MC8T (No Via)	-66.27	-68.93	-51.05	-31.26	-59.28





110922RC



Thank You!







CONTACT US

Email: Robert Carter, VP of Business Development and Technology <u>robert.carter@mitsui-kinzoku.com</u> Kensuke Nakamura, General Manager <u>knakamura@mitsui-kinzoku.com</u> Yuji Kageyama, VP of Sales- R&D Ykageyama@mitsui-kinzoku.com

Additional information available at <u>www.faradflex.com</u>

