

## SP6315: Dual Channel, 2.5 GHz – 2.7 GHz, Receiver Switch & LNA Front End Module

### General Description

The SP6315 is a dual-channel, integrated radio frequency (RF), front-end multichip module designed for time division duplexing (TDD) applications that operate in the 5G n41 frequency band (2.496 GHz to 2.690 GHz). The SP6315 is configured in dual channels with a cascading two-stage low noise amplifier (LNA) and a high-power silicon single-pole, double-throw (SPDT) switch.


The device comes in a RoHS compliant, compact, 6 mm × 6 mm, 40-lead package.

### Applications

- Wireless Infrastructure
- TDD massive multiple input and multiple output and active antenna systems
- TDD-Based communication systems

### Features

- Integrated dual-channel RF front end with 2 stage LNA and high power SPDT switch along with On-chip bias and matching
- Single supply operation
- Gain
  - High gain mode: 36 dB typical at 2.6 GHz
  - Low gain mode: 16 dB typical at 2.6 GHz
- Low noise figure
  - High gain mode: 1.0 dB typical at 2.6 GHz
  - Low gain mode: 1.0 dB typical at 2.6 GHz
- Low insertion loss: 0.5 dB typical at 2.6 GHz
- High Ch-Ch Isolation: -40dB typical in Rx mode
- High OIP3: 30dBm in Rx High Gain mode
- High power handling at T<sub>CASE</sub> = 105°C
  - Full lifetime 5G NR average power (9 dB PAR): 43 dBm
  - Single event (<10 sec operation) 5G NR average power (9 dB PAR): 46 dBm
- Low supply current
  - High gain mode: 100 mA typical at 5 V (per channel)
  - Low gain mode: 46 mA typical at 5 V (per channel)
  - Power-down mode: 10 mA typical at 5 V (per channel)
- 6 mm x 6 mm, 40-lead LFCSP package.



**Figure 1 Functional Diagram**

Advanced

**Table of Contents**

1 Pin Configuration .....5  
 1.1 Pin Configuration Diagram .....5  
 1.2 Pin Description.....5  
 2 Electrical Specifications .....6  
 3 Detailed Functional Description ..... 10  
 3.1 Functional Block Diagram..... 10  
 3.2 Overview ..... 10  
 3.2.1 Transmit Operation ..... 11  
 3.2.2 Receive Operation ..... 11  
 3.3 Biasing Sequence ..... 11  
 4 Package Information ..... 12  
 4.1 Package Marking and Dimensions ..... 12  
 5 Ordering Information ..... 13

**List of Tables**

Table 1 Pin Functions .....5  
 Table 2 Absolute Maximum Ratings .....6  
 Table 3 Electrical Specifications DC and Control .....7  
 Table 4 Electrical Specifications at 2.6 GHz.....8  
 Table 5 Recommended Operating Conditions .....9  
 Table 6 Thermal Resistance .....9  
 Table 7 Truth Table Signal Path ..... 11  
 Table 8 Truth Table Operation ..... 11  
 Table 9 SP6315 Ordering Information ..... 13

**List of Figures**

Figure 1 Functional Diagram .....	1
Figure 2 SP6315 Pin Configuration .....	5
Figure 3 Functional Block Diagram .....	10
Figure 4 Package Dimensions .....	12

Advanced

# 1 Pin Configuration

## 1.1 Pin Configuration Diagram




Figure 2 SP6315 Pin Configuration

## 1.2 Pin Description

Table 1 Pin Functions

PIN Name	Pin No.	Description
ANT_A	3	RF Input to Channel A.
SWCTRL_AB	5	Switch control for Channel A and B switch.
SWVDD_AB	6	Supply voltage for Channel A and B switch.
ANT_B	8	RF Input to Channel B.
TERM_B	12	Termination Output for Channel B. This pin is the transmit path for Channel B.
GND	1, 2, 4, 7, 9, 10, 11, 13, 14, 15, 16, 21, 23, 25, 28, 30, 35, 36, 37, 38, 40	Ground
NIC	18,19,32, 33	Not internally connected. It is recommended to connect NIC to the RF ground of the PCB.
VDD1_B	17	Supply voltage for Stage 1 LNA on Channel B.
VDD2_B	20	Supply voltage for Stage 2 LNA on Channel B.
RXOUT_B	22	RF Output. This pin is the receiver path for Channel B.
BP_B	24	Bypass second stage LNA of Channel B.
PD_AB	26	Power-Down all stages of LNA for Channel A and B
BP_A	27	Bypass second stage LNA of Channel A.
RXOUT_A	29	RF Output. This pin is the receiver path for Channel A.
VDD2_A	31	Supply voltage for Stage 2 LNA on Channel A.
VDD1_A	34	Supply voltage for Stage 1 LNA on Channel A.
TERM_A	39	Termination Output for Channel A. This pin is the transmit path for Channel A.
EPAD		Exposed Pad. The exposed pad must be connected to RF or dc ground.

## 2 Electrical Specifications

**Table 2 Absolute Maximum Ratings**

Parameter		Symbol	Min	Max	Units
Positive Supply Voltage	VDD1_A, VDD1_B, VDD2_A, VDD2_B		-0.3	5.5	V
	SWVDD_AB		-0.3	5.5	V
Digital Control Input Voltage	PD_AB, BP_A, BP_B		-0.3	5.5	V
	SWCTRL_AB		-0.3	3.6	V
RF Input Power	Transmit Input Power	5G NR Peak		55	dBm
	Receive Input Power	5G NR peak		25	dBm
Temperature	Storage		-65	150	°C
	Reflow			260	°C
Electrostatic Discharge Sensitivity (ESD)	Human Body Model	HBM		1000	V
	Charged Device Model	CDM		500	V

Notes:

- Operation of this device outside the parameter ranges given above may cause permanent damage.
- Operation of this device at the maximum operating ranges for extended periods of time may affect product reliability

**Table 3 Electrical Specifications DC and Control**

VDD1\_A, VDD1\_B, VDD2\_A, VDD2\_B, SWVDD\_AB = 5 V; SWCTRL\_AB = 0 V or 3.3V; BP\_A/B = 0 V or VDD1\_A/B; PD\_AB = 0 V or VDD1\_A/B; Testing Frequency: 2.6 GHz. Case Temperature (TCASE) = 25 °C, 50 Ω system, unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Unit
Supply Current (I <sub>DD</sub> )	High Gain		100		mA
	Low Gain		46		mA
	Power-Down Mode		10		mA
	TX Current (Switch)	SWVDD_AB = 5 V		4	
Digital Currents	SWCTRL_AB	SWCTRL_AB = 3.3 V		80	uA
	PD_AB	PD_AB = 5 V		240	uA
	BP_A/B	BP_A/B = 5 V per channel		120	uA
DIGITAL INPUT					
SWCTRL_AB	Low (V <sub>IL</sub> )		0		0.63 V
	High (V <sub>IH</sub> )		1.17		3.3 V
PD_AB	Low (V <sub>IL</sub> )		0		0.63 V
	High (V <sub>IH</sub> )		1.17		VDD V
BP_A/B	Low (V <sub>IL</sub> )		0		0.63 V
	High (V <sub>IH</sub> )		1.17		VDD V

Notes:

1. Measured at EPAD.

**Table 4 Electrical Specifications at 2.6 GHz**

VDD1\_A, VDD1\_B, VDD2\_A, VDD2\_B, SWVDD\_AB = 5 V; SWCTRL\_AB = 0 V or 3.3V; BP\_A/B = 0 V or VDD1\_A/B; PD\_AB = 0 V or VDD1\_A/B; Testing Frequency: 2.6 GHz. Case Temperature (T<sub>CASE</sub>) = 25 °C, 50 Ω system, unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Units
Frequency Range		2500		2700	MHz
GAIN <sup>[1]</sup>	High Gain Mode	Receive operation		36	dB
	Low Gain Mode			16	dB
GAIN FLATNESS <sup>[1]</sup>	High Gain Mode	Receive operation in any 100 MHz bandwidth		0.2	dB
	Low Gain Mode			0.2	dB
Noise Figure(NF) <sup>[1]</sup>	High Gain Mode	Receive operation		1.0	dB
	Low Gain Mode			1.0	dB
Output Third-Order Intercept Point (OIP3) <sup>[1]</sup>	High Gain Mode	Receive operation, two-tone output power = +3 dBm per tone at 1 MHz tone spacing		30	dBm
	Low Gain Mode	Receive operation, two-tone output power = 0 dBm per tone at 1 MHz tone spacing		25	dBm
Output 1 dB Compression (OP1dB)	High Gain Mode	Receive operation		17	dBm
	Low Gain Mode			12	dBm
Insertion Loss <sup>[1]</sup>	Transmit operation		0.5		dB
Channel to Channel Isolation <sup>[1]</sup>	Between RXOUT_A AND RXOUT_B	Receive operation		-40	dB
Switch Isolation	ANT_A TO TERM_A AND ANT_B TO TERM_B <sup>[1]</sup>	Receive operation, PD_AB = 0 V		-15	dB
Input return loss	Receive operation, High Gain Mode		-20		dB
Output return loss	Receive operation, High Gain Mode		-15		dB
Input return loss	Receive operation, Low Gain Mode		-20		dB
Output return loss	Receive operation, Low Gain Mode		-15		dB
Input return loss	Transmit operation		-20		dB
Output return loss	Transmit operation		-15		dB
Switching time	50% control voltage to 90%, 10% of RF, Tx → Rx or Rx → Tx transition		700		ns

Notes:

1. Refer Truth Tables, [Table 7](#) and [Table 8](#)



**Table 5 Recommended Operating Conditions**

Parameter	Conditions	Min	Typ	Max	Unit
Bias Voltage Range	VDD1_A/B, VDD2_A/B, SWVDD_AB	4.75	5	5.25	V
Control Voltage Range	PD_AB, BP_A/B	0		VDD	V
	SWCTRL_AB	0		3.3	V
RF Input Power at ANT_A, ANT_B	SWCTRL_AB = 3.3 V, PD_AB = 5 V, BP_A/B = 0 V, T <sub>CASE</sub> = 105°C				
	9 dB PAR 5G NR full lifetime average			43	dBm
	9 dB PAR 5G NR single event (<10 sec) average			46	dBm
Case Temperature Range T <sub>CASE</sub> <sup>[2]</sup>		-40		+105	°C
Junction Temperature at Maximum T <sub>CASE</sub> <sup>[2]</sup>	Receive operation <sup>[1]</sup>			TBD	°C
	Transmit operation <sup>[1]</sup>			TBD	°C

Notes:

1. Refer Truth Tables, Table 7 and Table 8
2. Measured EPAD

**Table 6 Thermal Resistance**

Package Type		θ <sub>JC</sub>	Unit
CP-40-15	High Gain and Low Gain Mode	12.5	°C/W
	Power-Down Mode	25	°C/W

## 3 Detailed Functional Description

### 3.1 Functional Block Diagram




Figure 3 Functional Block Diagram

### 3.2 Overview

The SP6315 is a dual-channel, integrated radio frequency (RF), front-end multichip module designed for time division duplexing (TDD) applications that operate in the 5G n41 frequency band (2.496 GHz to 2.690 GHz). The SP6315 is configured in dual channels with a cascading two-stage low noise amplifier (LNA) and a high-power silicon single-pole, double-throw (SPDT) switch.

In Rx high gain mode, the cascaded two-stage LNA and switch offer a low noise figure (NF) of 1.0 dB, a high gain of 36 dB at 2.6 GHz, with current consumption of 100 mA per channel. In Rx low gain mode, one stage of the two-stage LNA is in bypass, providing 16 dB of gain at a lower current of 46 mA per channel. In power-down mode, the LNAs are turned off and the device draws 10 mA per channel.

In transmit operation, when RF inputs are connected to a termination pin (TERM\_A or TERM\_B), the switch provides a low insertion loss of 0.5 dB at 2.6 GHz and handles a 5G NR signal with an average power (9 dB peak to average ratio, (PAR)) of 43 dBm for full lifetime operation and 46 dBm for single event (<10 sec). There is also an option of keeping the RX LNAs operational in the TX mode.

The SP6315 requires a positive supply voltage applied to VDD1\_A, VDD2\_A, VDD1\_B, VDD2\_B, SWVDD\_AB. Correct decoupling is required on the power supply lines for optimum noise performance, see application diagram for details.

### 3.2.1 Transmit Operation

The SP6315 supports transmit operations when 3.3 V is applied to SWCTRL\_AB. In transmit operation, when an RF input is applied to ANT\_A and ANT\_B, the signal path connection is from ANT\_A to TERM\_A and from ANT\_B to TERM\_B.

The SP6315 also supports receive LNA being powered up in transmit operation. This is achieved by applying 0 V to PD\_AB.

### 3.2.2 Receive Operation

In receive operation, ANT\_A is connected to RXOUT\_A and ANT\_B to RXOUT\_B. SP6315 supports high gain mode, low gain mode, power-down high isolation mode, and power-down low isolation mode in receive operation, as detailed in Table 8

When 0 V is applied to PD\_AB, the LNA is powered up and the user can select high gain mode or low gain mode. To select high gain mode, apply 0 V to BP\_A or BP\_B. To select low gain mode, apply 5 V to BP\_A or BP\_B.

When 5 V is applied to PD\_AB, the SP6315 enters power-down mode. To select power-down high isolation mode, apply 0 V to BP\_A or BP\_B. To select power-down low isolation mode, apply 5 V to BP\_A or BP\_B.

### 3.3 Biasing Sequence

To Bias up the SP6315, perform the following steps.

1. Connect GND to ground.
2. Bias up VDD1\_A, VDD2\_A, VDD1\_B, VDD2\_B, SWVDD\_AB.
3. Bias up SWCTRL\_AB.
4. Bias up PD\_AB.
5. Bias up BP\_A and BP\_B.
6. Apply an RF input signal.

To Bias down, perform these steps in the reverse order

**Table 7 Truth Table Signal Path**

SWCTRL_AB	Signal Path Select	
	Transmit Operation <sup>[1]</sup>	Receive Operation
Low	Off	On
High	On	Off

Notes:

1. See the signal path descriptions in Table 8

**Table 8 Truth Table Operation**

Operation		PD_AB	BP_A, BP_B	Signal Path
Receive operation	High Gain Mode	Low	Low	ANT_A to RFOUT_A, ANT_B to RFOUT_B
	Low Gain Mode	Low	High	
	Power Down High Isolation Mode	High	Low	
	Power Down Low Isolation Mode	High	High	
Transmit Operation	Insertion Loss Mode	High	Low	ANT_A to TERM_A, ANT_B to TERM_B

## 4 Package Information

### 4.1 Package Marking and Dimensions




Figure 4 Package Dimensions

## 5 Ordering Information

**Table 9 SP6315 Ordering Information**

Ordering Part Number (OPN)	Marking	Package information	Temperature Range
SP6315-QMR	SP6315	40 QFN	-40°C to 105°C

Advanced

## IMPORTANT NOTICE AND DISCLAIMER

SPIRIT SEMICONDUCTOR PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Spirit Semiconductor products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Spirit Semiconductor grants you permission to use these resources only for development of an application that uses Spirit Semiconductor products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Spirit Semiconductor intellectual property or to any third party intellectual property. Spirit Semiconductor disclaims responsibility for, and you will fully indemnify Spirit Semiconductor and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Spirit Semiconductor products are provided only subject to Spirit Semiconductor Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Spirit Semiconductor resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

### Contact Information

For more information visit  
[www.spiritsemiconductor.com](http://www.spiritsemiconductor.com)

For sales related information please send an email to [sales@spiritsemi.co.uk](mailto:sales@spiritsemi.co.uk)

### Trademarks

Spirit Semiconductor and Spirit Semiconductor Logo are trademarks of Semiconductor Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.