

SP6335A: Single Channel 3.3 GHz – 4.2 GHz, Receiver Switch & LNA Front End Module

General Description

The SP6335A is a single-channel, integrated radio frequency (RF), front-end module designed for time division duplexing (TDD) applications that operate in the 5G frequency bands between 3.3 GHz and 4.2 GHz. The SP6335A is configured with a cascading two-stage low noise amplifier (LNA) and a high-power silicon single-pole, double-throw (SPDT) switch.

The device comes in a RoHS compliant, compact, 3 mm × 3 mm, 16-lead package.

Applications

- Wireless Infrastructure
- TDD massive multiple input and multiple output and active antenna systems
- TDD-Based communication systems

Features

- Integrated single-channel RF front end with 2 stage LNA and high power SPDT switch along with on-chip bias and matching
- Single supply operation
- Gain: 36 dB typical at 3.8 GHz
- Low noise figure: 1.2 dB typical at 3.8 GHz
- Low insertion loss: 0.4 dB typical at 3.8 GHz
- High OIP3: 31 dBm typical
- High power handling at $T_{CASE} = 105^{\circ}C$
 - Full lifetime 5G NR average power (9 dB PAR): 40 dBm
 - Single event (<10 sec operation) 5G NR average power (9 dB PAR): 43 dBm
- Low supply current
 - Receive: 100 mA typical at 5 V
 - Transmit: 12 mA typical at 5 V
- 3 mm x 3 mm, 16-lead LFCSP package.




Figure 1 Functional Diagram

Table of Contents

1 Pin Configuration3
 1.1 Pin Configuration Diagram3
 1.2 Pin Description.....3
 2 Electrical Specifications4
 3 Detailed Functional Description6
 3.1 Functional Block Diagram.....6
 3.2 Overview6
 3.3 Biasing Sequence.....6
 4 Package Information.....8
 4.1 Package Marking and Dimensions8
 5 Ordering Information.....9

List of Tables

Table 1 Pin Functions3
 Table 2 Absolute Maximum Ratings4
 Table 3 Electrical Specifications DC and Control4
 Table 4 Electrical Specifications4
 Table 5 Recommended Operating Conditions5
 Table 6 Thermal Resistance.....5
 Table 7 Truth Table Signal Path7
 Table 8 Truth Table Operation.....7
 Table 9 SP6335A Ordering Information9

List of Figures

Figure 1 Functional Diagram1
 Figure 2 SP6335A Pin Configuration.....3
 Figure 3 Functional Block Diagram6
 Figure 4 Package Dimensions.....8

1 Pin Configuration

1.1 Pin Configuration Diagram




Figure 2 SP6335A Pin Configuration

1.2 Pin Description

Table 1 Pin Functions

PIN Name	Pin No.	Description
ANT	5	RF Input
VDD	8	Supply voltage
RXOUT	11	RF Output. This pin is the receiver path.
T/R	13	Logic control
TERM	16	Termination Output. This pin is the transmit path.
GND	5, 7, 9, 10, 12, 14, 15	Ground
NIC	1, 2, 3, 4	Not internally connected. It is recommended to connect NIC to the RF ground of the PCB.
EPAD		Exposed Pad. The exposed pad must be connected to RF or dc ground.

2 Electrical Specifications

Table 2 Absolute Maximum Ratings

Parameter		Symbol	Min	Max	Units
Positive Supply Voltage	VDD		-0.3	5.5	V
Digital Control Input Voltage	TR		-0.3	5.5	V
RF Input Power	Transmit Input Power	5G NR Peak		52	dBm
	Receive Input Power	5G NR peak		25	dBm
Temperature	Storage		-65	150	°C
	Reflow			260	°C
Electrostatic Discharge Sensitivity (ESD)	Human Body Model	HBM		1000	V
	Charged Device Model	CDM		500	V

Notes:

- Operation of this device outside the parameter ranges given above may cause permanent damage.
- Operation of this device at the maximum operating ranges for extended periods of time may affect product reliability

Table 3 Electrical Specifications DC and Control

Parameter		Conditions	Min	Typ	Max	Unit
Supply Current (I _{DD})	Receive	VDD = 5 V		100		mA
	Transmit	VDD = 5 V		12		mA
Digital Currents	TR	TR = 3.3 V		35		uA
DIGITAL INPUT						
TR	Low (V _{IL})		0		0.63	V
	High (V _{IH})		1.17		VDD	V

Table 4 Electrical Specifications

 VDD = 5 V; TR = 0 V or 3.3V; Testing Frequency: 3.8 GHz. Case Temperature (T_{CASE}) = 25 °C, 50 Ω system, unless otherwise noted.

Parameter		Condition	Min	Typ	Max	Units
Operating Frequency			3.3		4.2	GHz
Gain ^[1]	Receive Mode	Receive operation		36		dB
Gain Flatness ^[1]	Receive Mode	Receive operation in any 100 MHz bandwidth		0.6		dB
Input return loss (ANT)		Receive operation		-15		dB
Output return loss (RXOUT)		Receive operation		-15		dB
Input return loss (ANT)		Transmit operation		-20		dB
Output return loss (TERM)		Transmit operation		-20		dB
Noise Figure(NF) ^[1]	Receive Mode	Receive operation		1.2		dB
Output Third-Order Intercept Point (OIP3) ^[1]	Receive Mode	Receive operation, two-tone output power = +3 dBm per tone at 1 MHz tone spacing		31		dBm
Output 1 dB Compression (OP1dB)	Receive Mode	Receive operation		17		dBm
Insertion Loss ^[1]		Transmit operation		0.4		dB
Reverse Isolation	Between RXOUT AND ANT	Receive operation		-50		dB
Switch Isolation	ANT TO RXOUT	Transmit operation		-55		dB
Switching time		50% control voltage to 90%, 10% of RF		600		ns

Notes:

1. Refer Truth Tables, Table 7 and Table 8

Table 5 Recommended Operating Conditions

Parameter	Conditions	Min	Typ	Max	Unit
Bias Voltage Range	VDD	4.75	5	5.25	V
Control Voltage Range	TR	0		VDD	V
RF Input Power at ANT	TR = 3.3 V, T _{CASE} = 105°C				
	9 dB PAR 5G NR full lifetime average			40	dBm
	9 dB PAR 5G NR single event (<10 sec) average			43	dBm
Case Temperature Range T _{CASE} ^[2]		-40		+105	°C
Junction Temperature at Maximum T _{CASE} ^[2]	Receive operation ^[1]			TBD	°C
	Transmit operation ^[1]			TBD	°C

Notes:

1. Refer Truth Tables, [Table 7](#) and [Table 8](#)
2. Measured at EPAD.

Table 6 Thermal Resistance

Package Type		θ _{JC}	Unit
CP-40-15	High Gain and Low Gain Mode	TBD	°C/W
	Power-Down Mode	TBD	°C/W

3 Detailed Functional Description

3.1 Functional Block Diagram




Figure 3 Functional Block Diagram

3.2 Overview

The SP6335A is a single-channel, integrated radio frequency (RF), front-end IC designed for time division duplexing (TDD) applications that operate in the 5G frequency bands between 3.3 and 4.2 GHz. The SP6335A is configured with a cascading two-stage low noise amplifier (LNA) and a high-power silicon single-pole, double-throw (SPDT) switch.

In receive mode, the cascaded two-stage LNA and switch offer a low noise figure (NF) of 1.2 dB, a high gain of 36 dB at 3.8 GHz, with current consumption of 100 mA. In transmit mode, the LNAs are turned off and the device draws 12 mA.

In transmit operation, when RF inputs are connected to a termination pin (TERM), the switch provides a low insertion loss of 0.4 dB at 3.8 GHz and handles a 5G NR signal with an average power (9 dB peak to average ratio, (PAR)) of 40 dBm for full lifetime operation and 43 dBm for single event (<10 sec).

The SP6335A requires a positive supply voltage applied to VDD. Correct decoupling is required on the power supply lines for optimum noise performance, see application diagram for details.

3.3 Biasing Sequence

To Bias up the SP6335A, perform the following steps.

1. Ensure RF pins (ANT, RXOUT, TERM) are correctly terminated with 50 Ohm.
2. Connect GND to ground.
3. Bias up VDD.
4. Bias up TR.
5. Apply an RF input signal.

To Bias down, perform these steps in the reverse order.

Table 7 Truth Table Signal Path

TR	Signal Path Select	
	Transmit Operation ^[1]	Receive Operation
High	Off	On
Low or No Connect	On	Off

Notes:

1. See the signal path descriptions in [Table 8](#)

Table 8 Truth Table Operation

Operation	TR	Signal Path
Receive operation	High	ANT to RXOUT
Transmit Operation	Low	ANT to TERM

Preliminary

4 Package Information

4.1 Package Marking and Dimensions




Figure 4 Package Dimensions

Preliminary

5 Ordering Information

Table 9 SP6335A Ordering Information

Ordering Part Number (OPN)	Marking	Package information	Temperature Range
TBD	TBD	16 QFN	-40°C to 105°C

Preliminary

IMPORTANT NOTICE AND DISCLAIMER

SPIRIT SEMICONDUCTOR PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Spirit Semiconductor products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Spirit Semiconductor grants you permission to use these resources only for development of an application that uses Spirit Semiconductor products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Spirit Semiconductor intellectual property or to any third party intellectual property. Spirit Semiconductor disclaims responsibility for, and you will fully indemnify Spirit Semiconductor and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Spirit Semiconductor products are provided only subject to Spirit Semiconductor Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Spirit Semiconductor resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Contact Information

For more information visit www.spiritsemiconductor.com

For sales related information please send an email to sales@spiritsemi.co.uk

Trademarks

Spirit Semiconductor and Spirit Semiconductor Logo are trademarks of Semiconductor Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.