

SP6420C: 8W Peak Power Amplifier, 3.3 GHz – 3.7 GHz

General Description

The SP6420 is a high efficiency 8 W power amplifier designed to support FDD and TDD small cell base stations operating over a wide frequency range of 3.3 GHz to 3.7 GHz. The RF input and output ports are internally matched to $50\ \Omega$ for the full frequency range. This device incorporates a device enable pin providing single pin device control.

The power amplifier has high gain and peak power which linearizes within a DPD system typically better than 45 dBc ACLR for 200 MHz modulation bandwidth.

This amplifier uses a symmetric Doherty architecture and a functional diagram of the SP6420 is shown below.

It is packaged in a compact 8 x 8 mm LGA20 package and uses a standard pin configuration.

Features

- Frequency 3.3 GHz to 3.7 GHz
- High Peak Envelope Power 39 dBm
- High Efficiency 22%
- High Small Signal Gain 36 dB
- Instantaneous Bandwidths up to 200 MHz
- Single Supply Domain +5 V
- Enable/shutdown pin
- Package: 8x8 mm

Applications

- 5G Small Cell applications
- MIMO Systems
- 3GPP bands 42, n48, n77 n78.
- Driver amplifier
- General purpose wireless




Figure 1 Functional Diagram

Table of Contents

General Description	1
Applications.....	1
Features.....	1
Table of Contents	2
List of Tables	2
List of Figures	2
1 Pin Configuration	3
1.1 Pin Configuration Diagram	3
1.2 Pin Description.....	3
2 Electrical Specifications	4
3 Example Application Diagram	6
3.1 Power-Up / Down Sequence	7
4 Package Information.....	8
5 Ordering Information.....	10
Contact Information	12
Trademarks.....	12

List of Tables

Table 1 Pin Description.....	3
Table 2 Absolute Maximum Ratings.....	4
Table 3 Handling Precautions.....	4
Table 4 Device Thermal Resistances	4
Table 5 Recommended Operating Conditions	4
Table 6 Electrical Characteristics	5
Table 7 Device Truth Table	5
Table 8 Bill of Materials	6
Table 9 Ordering Information.....	10
Table 10 Table and Reel Data.....	11

List of Figures

Figure 1 Functional Diagram	1
Figure 2 SP6420C Pin Diagram (Top View).....	3
Figure 3 Schematic Diagram	6
Figure 4 Package Dimensions.....	8
Figure 5 Solder Stencil and PCB Footprint metallization	9
Figure 6 Tape and Reel Data	11

1 Pin Configuration

1.1 Pin Configuration Diagram




Figure 2 SP6420C Pin Diagram (Top View)

1.2 Pin Description

Table 1 Pin Description

Name	Pin No.	I/O	Description
PAEN	1		Toggles between ON state and low power state
GND	2		Ground connection
RFIN	3		RF Input – Matched to 50Ω S/C to ground at DC
GND	4		Ground connection
VBIAS	5		Supply for bias circuit
NIC	6		Not internally connected
Vcc2B	7		Supply for 2 nd stage (Peaking)
GND	8		Ground connection
GND	9		Ground connection
Vcc3B	10		Supply for 3 rd stage (Peaking)
GND	11		Ground connection
GND	12		Ground connection
GND	13		Ground connection
RFOUT	14		RF Output – Matched to 50Ω
GND	15		Ground connection
Vcc3A	16		Supply for 3 rd stage (Main)
GND	17		Ground connection
GND	18		Ground connection
Vcc2A	19		Supply for 2 nd stage (Main)
Vcc1A	20		Supply for 1 st stage
GND	Backside Paddle		This is a ground connection and should be soldered directly to PCB ground

2 Electrical Specifications

Table 2 Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage		5.5	V
Control Pin Input Voltage		2.8	V
Peak RF Input Power CW		TBD	dBm
Maximum Junction Temperature		150	°C
Storage Temperature	-55	125	°C

Table 2 notes:

1. Exceeding absolute maximum ratings may cause permanent damage. Operation should only occur within the limits specified.

Operating between the maximum operating range Table 5 and the absolute maximum for extended periods may reduce the reliability of the device.

Table 3 Handling Precautions

Observe standard procedures as with other ESD-sensitive devices when handling the product. The product includes ESD protection circuitry, but precautions should be taken not to exceed the ratings specified in this table.

Parameter	Level	Test Standard
ESD voltage HBM, All Pins	TBD	JS-001-2017
ESD voltage CDM, All pins	TBD	JS-002-2018
Moisture Sensitivity Level	TBD	J-STD-020E

Table 4 Device Thermal Resistances

Parameter	θjc	Unit
Junction to case bottom	TBD	°C/W

Table 5 Recommended Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage (Vcc _{1,2,3} , V _{BIAS})	Vcc ₁ , Vcc ₂ , Vcc ₃ , Vbias	4.75	5	5.25	V
Control Input (PA Enable) High	Vctrl		2		V
Control Input (PA Enable) Low	Vctrl	0		0.7	V
RF Input Power, average (5G NR)	Pin			TBD	dBm
Operating Temperature Range (T _{CASE})	Tcase	-40	25	85	°C

Table 6 Electrical Characteristics.**Operating conditions:****Tcase = 25 °C, Vcc = Vbias = 5 V , Zin = Zout = 50 Ω, Fc = 3.5 GHz unless otherwise stated**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Frequency		f	3300		3700	MHz
Small Signal Gain	P _{IN} = -35 dBm	S21		36		dB
Input Return Loss	P _{IN} = -25 dBm	S11		13		dB
Output Return Loss	P _{IN} = -25 dBm	S22		15		dB
Reverse Isolation	P _{IN} = -25 dBm	S12		60		dB
Gain @ 30dBm	P _{OUT} = 30 dBm	S21@30 dBm		37		dB
ACLR (DPD uncorrected)	20 MHz LTE, 8.5 dB PAR, +30 dBm av. Power	ACLR		31		dBc
Output Power at 3dB compression (10% Pulse)		P3dB		39		dBm
2nd Harmonic	CW, P _{OUT} = 30 dBm	2fo		50		dBc
3rd Harmonic	CW, P _{OUT} = 30 dBm	3fo		60		dBc
Power-added Efficiency	P _{OUT} = 30 dBm	PAE		22		%
PA Enable Current	Venable = 2V	I _{PAEN}		200		uA
Quiescent Current	No RF signal	I _{CCQ}		300		mA

Table 7 Device Truth Table

Control Input (PA Enable) State	Device State
High	Amplifier On
Low	Amplifier Off

3 Example Application Diagram

For the Evaluation Board (EVB) details, including schematic, board stack-up and Gerber images please see the SP6420C Application Note.




Figure 3 Schematic Diagram

Figure 3 shows the application schematic for the Spirit evaluation board. This board is used across a number of products that are footprint compatible with the SP6420C. Pin 6 is not internally connected and as such is compatible with this.

Table 8 Bill of Materials

Reference Designator	Value	Description	Part Number	Mfr
C1	100pF	50V, 0402, +/-5%	GCM1555C1H101JA16D	Murata
C15,C16	100nF	50V, 0402, +/-10%	GCM155R71H104KE02D	Murata
C2,C3,C4	1uF	16V, 0402, +/-10%	GRM155C81C105KE15D	Murata
C10,C11, C23	4.7uF	16V, 0805, +/-10%	GRM219C81C475KA73D	Murata
C12,C24	10uF	16V, 0805, +/-10%	GRM21BC81C106KE15L	Murata
C13	10uF	10V, 0402, +/-20%	CL05A106MP5NUNC	Samsung
R1, C14, C21, C22, C25	NF			
J1,J2		SMA F	2213SM-16G-TB	Amphenol
J3,J4	-	2x8 0.1" header	142-0701-841	Johnson/Cinch
IC1	SP6420		TBD	Spirit Semi

3.1 Power-Up / Down Sequence

The device power-up sequence is as follows:

- 1) Terminate RF input and output with 50 Ohm
- 2) Connect DC ground
- 3) Ensure PA Enable is set to Low
- 4) Connect Vcc1, Vcc2, Vcc3 & Vbias to +5 V
- 5) Set PA Enable High to +2 V
- 6) Apply RF at PA Input at -30 dBm

The power-down sequence is the reverse of the power-up sequence.

It is important to ensure that ohmic losses in the power supply feed are accounted for and that the voltage at Vcc1,2,3 & Vbias are adjusted to 5.0 V at the operating condition.

4 Package Information







Figure 4 Package Dimensions


Stencil Aperture Top View

Metallisation Top View

Solder Mask Opening Top View
Figure 5 Solder Stencil and PCB Footprint metallization

5 Ordering Information


Table 9 Ordering Information

Ordering Part Number (OPN)	Marking	Package	Shipping Package	Temperature Range	MSL Level	Ecology
TBC	TBC	LGA 8x8	Tape and Reel		3	RoHS ^[1]

Notes:

1. This part is compliant with 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment) as amended by Directive 2015/863/EU.

Preliminary

TAPE AND REEL INFORMATION

Figure 6 Tape and Reel Data
Table 10 Table and Reel Data

Device	Package type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SP6420C-LMR	LGA 8x8	20	TBC	TBC	TBC	TBC	TBC	TBC	TBC	TBC	Q1

IMPORTANT NOTICE AND DISCLAIMER

SPIRIT SEMICONDUCTOR PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Spirit Semiconductor products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Spirit Semiconductor grants you permission to use these resources only for development of an application that uses Spirit Semiconductor products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Spirit Semiconductor intellectual property or to any third party intellectual property. Spirit Semiconductor disclaims responsibility for, and you will fully indemnify Spirit Semiconductor and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Spirit Semiconductor products are provided only subject to Spirit Semiconductor Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Spirit Semiconductor resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Contact Information

For more information visit
www.spiritsemiconductor.com

For sales related information please send an email to sales@spiritsemi.co.uk

Trademarks

Spirit Semiconductor and Spirit Semiconductor Logo are trademarks of Semiconductor Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.