


## Bipolar Transistors


kind of like two diodes. (it's NPN, after all!)



So:  $V_{BE} \sim \text{diode} \sim 0.6V$

$I_E = (1 + \beta) I_C$  where  $\beta$  is the current gain.  
( $h_{FE}$  in datasheets)

## Emitter-Follower (2.2 - 2.3)



$$V_{out} = I_E R_E = (1 + \beta) I_C R_E$$

$$V_{out} + 0.6V + I_C R_B = V_{in} \Rightarrow [(1 + \beta) R_E + R_B] I_C = V_{in} - 0.6V$$

$$I_C = \frac{V_{in} - 0.6V}{[(1 + \beta) R_E + R_B]} \Rightarrow V_{out} = (V_{in} - 0.6V) \left[ 1 + \frac{R_B}{R_E (1 + \beta)} \right]^{-1}$$


$$\approx (V_{in} - 0.6V) \left[ 1 + \beta \left( \frac{1}{\beta} \right) \right] \approx V_{in} - 0.6V$$

( $R_B/R_E \ll 1$  as well).

## Impedances of circuits

First, a refresher. Input impedance is impedance between  $V_{in}$  & all "grounds" (can be  $V_{EE} \neq 0$ ). Output impedance is between output terminal & all inputs/references.

Ex.



$$Z_{in} = R_1 + R_2$$

$$Z_{out} = R_1 \parallel R_2 = \left( \frac{1}{R_1} + \frac{1}{R_2} \right)^{-1}$$

Also remember it can be thought of as  $\Delta V / \Delta I$  as a test load is applied.

Applying impedances to transistor circuits


$$Z_{in} = V_B / I_B = V_{BE} + \frac{I_E R_E}{I_B} \approx R_E (1 + \beta)$$

$$Z_{out} = V_E / I_E = \frac{I_B R_B}{I_E} - V_{BE} \approx R_B (1 + \beta)^{-1}$$

$$\Rightarrow \frac{Z_{in}}{Z_{out}} \sim \beta^2$$

This is a good way to check your impedances are correct given your measured gain.

Common Emitter - Amplifier (8.5)



bias network

$$V_{out} = 15V - I_C R_1$$

$$I_C = \beta I_B$$

$$V_B = 15V \frac{R_4}{R_2 + R_4} + V_{in}$$

Solve just line 8.2.  
Note the capacitor just eliminates offsets and protects F.G. from the bias network.)

System-wide feedback (8.6)

This brings "information" about the effects of the push-pull on the output back to the op-amp. You don't need to solve this explicitly, but it might be good practice for the final exam.

