


flip flop is a basic memory element used in designing of sequential logic circuit. flip flops are also known as bistable multivibrators or latches or Multibinary and toggle and are used in various devices.

Flip flops can be fabricated by using logic gates like NAND gate, NOR Gate,

* RS flip flop

It is one of the simplest storage device here. R stands for Reset and S stands for Set.




This RS flip flop can be form by using two NAND gates OR two NOR gates. It is one of the simplest sequential circuit element.

- ① The output of flip flop is low i.e. 0 or high i.e. 1 and it remains the same.
- ② If we wish to change the circuit have to be drive known as Triggering.
- ③ until trigger arrives the output remains low or high.

The above figure shows. The transistor version of RS flip flop. From

From the above figure we observe that if a high voltage is applied to S input i.e. Set input then transistor Q_1 saturates making Q_2 cutoff. Once Q_1 is saturated and Q_2 is cutoff the trigger at the input S can be remove. Similarly we can apply a high voltage to R input i.e. Reset input which results in saturating Q_2 and makes Q_1 into cutoff. When we apply the high input to S it gives at output $y = 1$ and $\bar{y} = 0$ and flip flop is said to be in Set State. In the same way

when we apply high voltage to input R at output we get $y = 0$ and $\bar{y} = 1$. And the flip flop is set to be in Reset State. When input S and R is 0 the both transistors are in cutoff state and output y and $\bar{y}$ no change is there. And flip flop is said to be latched. In the same way when we apply input $S = 1$ & $R = 1$ both transistors Q_1 & Q_2 try to saturates giving at output $y = 1$ & $\bar{y} = 1$ which is invalid and not allowed condition. Following figure (A) (B) (C) shows the logical symbol, representation of RS flip flop using NOR gate and using NAND gate. The working of this RS flip flop can be summarized by using following truth table.




Input		Output
S	R	
0	0	Latch
0	1	RESET
1	0	SET
1	1	Not allowed / Invalid

* Clock RS flip flop

As we have discussed the basic R-S flipflop does not operate in step with clock or timing device.


When an input is applied the output changes accordingly. either it is set or Reset depending on input applied. i.e the circuit is going to work as a combination logic circuit. This problem can be overcome by adding



clock to Basic R-S Flip flop. For adding clock to basic RS flip flop we have to use two more additional NAND Gate / AND gates and providing a clock input.

The clock RS flip flop operates in step with clock or timing device. In other words we can say that the device operate Synchronously.

The above figure shows the logic symbol use for clock RS flip flop.



(Logical diagram)

The (A) figure shows realization of clock RS flip flop.

Two NAND gates are added to RS flip flop to form a clocked RS flip flop.

This two additional NAND gates add clock feature to the Basic RS Flip flop

In this circuit if clock plus is present the function of circuit is exactly same as Basic RS Flip Floop i.e. when clock is 0 both additional NAND gates are disable and the output is Latch i.e. There is no change at output. If we make clock input 1 both the NAND gates are Enable and R and S input can reach to the RS Flip Floop. In this case Flip Floop can be Set or Reset depending on the value of R and S.

Now if the clock is 1 and both input S and R are 1 it is invalid or forbidden because at output we are going to get $Q=1$ and $\bar{Q}=1$ which is Not allowed.


We can Summarise the working of Clock RS Flip Floop as shown in truth table below.

Input			output
clk	S	R	
0	0	0	→ No change / Latch
1	1	0	→ Set
1	0	1	→ Reset
1	1	1	→ Not allowed

* D Flip Floop

D flip floop is Nothing but it is a modified version of clock RS flip floop.

The letter D stands for Delay and such a Flip Floops are used for storing information.



As we have seen in case of RS Flip Floop, we have two inputs S and R for storing 1 or high we have to Set the flip floop and for storing 0 and or low we have to Reset the flip floop.

The use of two signals or inputs is somewhat disadvantageous. In some application and also as we have observed there is a forbidden condition in RS flip floop. In D Flip Floop the care is taken not to

Page No.:
Date:
youva

occur a forbidden condition or instead of two inputs only one input is used to drive the flip flop.

The D flip flop allows the value of D to reach the output only when the clockpulse occurs and prevents the input D to reach to output when there is no clockpulse.

The above figure shows the logic diagram & symbol for representing D flip flop.

Working : (1) When clock is low i.e. zero both and gates are disable and D can change the value without affecting the output Q.

(2) During the positive transition of the clockpulse the D flip flop transfers to the output only the data which is present on the input D.

(3) As shown in above fig. D input is transfer to output on occurrence of clockpulse.

Page No.:
Date:
youva


A D Flip Flop having clock high or 1 will transfer the data from D to output i.e. In a D flip flop the output takes the input as long as clock is high and this type of D flip flop is called as D latch.

The action of D latch can be summarized as shown in following truth table.

Input		Output
Clock	D	Q
0	X (don't care)	Latch
1	0	0
1	1	1


From the above truth table we can say that when the value of clock is zero then the value of D is in immaterial so that it is marked as don't care and the forbidden state of RS flip flop is not going to occur as we have only one input signal. The operation is such that Q will be the same as D while

clock is high and Q is latch when clock is zero. That's why storing a word or data or information of n bit we require n D Flipflop.
 ex: ~~if~~ if we want to store a 4 bit data or information we require 4 D flipflops. as shown in fig. below.



* Triggering of Flip floops

Most of the complicated digital circuit operates as a synchronous sequential circuits. i.e. a master clock pulse is sent to all parts of the circuit to co-ordinate operations of the system. A typical clock pulse is as shown in figure below.




As shown in fig along x axis we have time and along y axis it is voltage. these clock pulse have min. voltage 0 (zero) and max. voltage +5. At the left of the wave form voltage at 1st is low and when it goes from low to high the pulse is having the rising edge or positive edge of the wave form i.e. from 0 to +5. In the same way when the pulse goes from high to low there is a falling edge of clock pulse also known

as negative edge of clock pulse.


While discussing clock RS Flip Floop It has been shown that, the clock input triggers the Flip Floop i.e. enable the Flip Floop when the clock goes high and flip floop is said to be level triggered device any time the clock pulse is high the input data information will be transmitted to the output i.e. the high of the pulse maybe considered as enabling pulse.

In some cases the input data is transferred only at the occurrence of the change which could be from 0 to 1 i.e. at positive edge or leading edge when the device changes its state on occurrence of following edge or trailing edge it is also known as negative edge trigger



* J-K Flip Floop.

As we have seen in case of RS flip floop when both input R and S = 1 we could not get the proper output as it is invalid and forbidden condition. J-K Flip Floop is an improved version of RS flip floop in this flip floop when both inputs $J-K = 1$ on occurrence of clock pulse at output we get complement of last state. Following Fig. shows the +ve edge triggered JK flip Floop



J-K Flip Floop


* Aim: Study of logic gates.

* Requirements:

AND gate IC 7408	} power supply
OR gate IC 7432	
NOT gate IC 7404	} connecting wires etc.
NOR gate IC 7402	
XOR gate IC 7486	
NAND gate IC 7400	

* Theory:

AND




logic Symbol

$$Y = A \cdot B$$

Boolean expression.

IC:




Truth table:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


- * Working:
- ① If input $A = 0$ and input $B = 0$ then output is also 0
 - ② If input $A = 0$ and input $B = 1$ then output is 0
 - ③ If input $A = 1$ and input $B = 0$ then output is 0
 - ④ If input $A = 1$ and input $B = 1$ then output is 1

i.e. And gate gives high input output only when all of the inputs are high and it give low output only when all of the input or any one of the input is low.

② OR gate.



$Y = A + B$ → Boolean expression



→ IC diagram.

* Truth Table

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

* Theory Working

① If input $A = 0$ and input $B = 0$ then output $y = 0$


② If input $A = 0$ and input $B = 1$ then output $y = 1$

③ If input $A = 1$ and input $B = 0$ then output $y = 1$


④ If input $A = 1$ and input $B = 1$ then output $y = 1$

i.e. OR gate gives 1 as output only when all inputs are low and it gives high output only when all of the inputs are high or any one input is high.

③ NOT gate



$Y = \bar{A}$ → Boolean expression



→ IC diagram

* Truth table.

$$A \quad y = \bar{A}$$

$$0 \quad 1$$

$$1 \quad 0$$

* working :

① If $A=0$ the


① If input $A=0$ then output $y=1$

② If input $A=1$ then output $y=0$

i.e. @ If input is low then output is the compliment of input i.e. high and if ~~out~~ input is high then output is low.

④ NOR gate.


* logic symbol



* Boolean expression

$$y = \overline{A + B}$$

* IC diagram.



* Truth table :

$$A \cdot B \quad y = \overline{A + B}$$

$$0 \quad 0 \quad 1$$

$$0 \quad 1 \quad 0$$

$$1 \quad 0 \quad 0$$

$$1 \quad 1 \quad 0$$

* working :

① If input $A=0$ and input $B=0$ then output $y=1$

② If input $A=0$ and $B=1$ then output $y=0$


③ If input $A=1$ and $B=0$ then output $y=0$

④ If input $A=1$ and $B=1$ then output $y=0$

i.e. NOR gate gives high output only when ~~both~~ all of the inputs are low, and ~~if~~ ~~to~~ ~~at~~ only ~~out~~ one input is low and all and it gives low output when any one of the input ~~is~~ or all of the inputs are high.

⑤ NAND gate


* Logic Symbol



* Boolean expression

$$y = \overline{A \cdot B}$$

* IC diagram



* Truth table

A	B	$y = A \cdot B$
0	0	1
0	1	1
1	0	1
1	1	0


* Working:

- ① If input $A=0$ and input $B=0$ then output $y=1$
- ② If input $A=0$ and input $B=1$ then output $y=1$
- ③ If input $A=1$ and input $B=0$ then output $y=1$
- ④ If input $A=1$ and input $B=1$ then output $y=0$

i.e. NAND gate gives ^{low} high output only when all of the inputs are high and it give high output when all of the inputs ~~are~~ ~~to~~ or only one input is low.

⑥ XOR gate


* Logic Symbol



* Boolean expression

$$y = A \oplus B$$

* IC diagram



* Truth table

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

* Working :

- ① If $\text{input } A = 0$ and $B = 0$ then output $y = 0$
- ② If $A = 0$ and $B = 1$ then output $y = 1$
- ③ If input $A = 1$ and $B = 0$ then output $y = 1$
- ④ If input $A = 1$ and $B = 1$ then output $y = 0$

i.e. XOR gate gives high output when one input is high and one input is low and it gives low output when both of the inputs are same i.e. high or low.

* Aim - implementation of boolean expression

$$① (x+y)+z = x+(y+z)$$

→ Req : OR gate IC
logic Gate Kit
Power Supply
connecting wire etc.

Theory :

$$\text{L.H.S. } (x+y)+z$$

x	0	0	0	0	1	1	1	1
y	0	0	1	1	0	0	1	1
z	0	1	0	1	0	1	0	1

$$(x+y) = 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$$

$$(x+y)+z = 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \rightarrow \text{L.H.S.}$$

$$(y+z) = 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1$$

$$x(y+z) = 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \rightarrow \text{R.H.S.}$$

* ~~is~~ logic diagram.

