
## **Contents**

General-purpose registers	1
Flag registers	3
Address registers	3
Descriptor cache registers	4
System control registers	5
DTR. Descriptor Table Register	6
MPCR. Multiprocessor Control Register	
CSR. Core State Register	
CPSR. Current Process state object Selector Register	g
PLR. Process List Register	g
TFMR. Total Free Memory Register	g
CFMR. Cached Free Memory Register	g
INTCR. Interrupt Control Register	g
ESR. Error Status Register	10
PTR. Process Timer Register	10
CLSR. Clear selector register	10
AVCNTR. Average counter	10
MINCNTR. Minimum counter	11
MAXCNTR. Maximum counter	11
PMCSR, PMPSR. Performance monitor selector registers	11
PMCR. Performance monitor control register	

# **General-purpose registers**

Registers 128-bit, designed to store the processed data and do not have any specialized differences among themselves, they can all be used in any instructions.

128-bit floating point Rfe31..Rfe0 Single precision vector Rvs31..Rvs0 Double precision vector Rvd31..Rvd0



The data of integer formats can be 8-, 16-, 32- and 64-bit. Supports three formats with a floating point - 32, 64 and 128 bits.

Name	Significant bits	Exponent bits	Decimal digits	Decimal Exp. Max.
Single prec.	24	8	7.22	38.23
Double prec.	53	11	15.95	307.95
Quadruple prec.	113	15	34.02	4931.77

Each general purpose register can store a vector of 4 32-bit single precision operands or a vector of 2 64-bit double precision operands. Registers with vectors of

four single precision numbers are referred to as RVS0 - RVS31, and registers with double precision vectors as RVD0 - RVD31. Mathematical operations with such registers process simultaneously 4 values from the RVS register or 2 values from the RVD register.

## Flag registers

Each general-purpose register has its own register of status flags. So, the core has sixteen flag registers named AFR[31:0]. The flag register displays the state of the result of arithmetic/logic operations placed in the general-purpose register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	80	7	9	2	4	3	2	_	0
X	Х	Х	Х	Х	Х	Х	Х	Х	Х	DF	NF	╚	OF	SF	ZF	CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0

CF[15:0] – Carry flags. Used to perform binary-coded decimal correction of the results of addition or subtraction.

ZF. Zero Flag.

SF. Sign Flag.

OF. Overflow Flag.

IF. Infinity Flag.

NF. Not-a-Number Flag.

DF. Data Bit Flag.

## **Address registers**


Address registers used to address memory in read/write transactions. The core has 16 address registers AR0-AR15. Address registers grouped into MAR0-MAR7 groups of two registers. Each group holds a 2-component address. One register of the group defines a 37-bit offset, and the second - a 32-bit selector. Registers AR0, AR2, AR4, AR6, AR8, AR10, AR12 and AR14 contain 37-bit offsets. Registers AR1, AR3, AR5, AR7, AR9, AR11, AR13 and AR15 are used for storing object selectors.

36	31				0
		AR15	MAR7	Stack selector	
		AR14	MAKI	Stack offset	
		AR13	MAR6	Code selector	
		AR12	MARO		
		AR11	MAR5	_	
		AR10	MAKS		
		AR9	MAR4		
		AR8	MAKT		
		AR7	MAR3		
		AR6	MAKS		
		AR5	MAR2		
		AR4	MAKZ		
		AR3	MAR1		
		AR2	MAKI		
		AR1	MAR0		
	•	AR0	MARU		

Some registers have a special purpose. AR13 from the pair MAR6 is used to store the code object selector. It cannot be modified by program at privilege levels of executable code other than CPL = 0 (CPL is a Current Privilege Level). With CPL <> 0 AR13 is set only when the core context is changed. The AR12 register can be used in the same way as any other register storing the offset. The MAR7 pair is initialized when the process context is loaded into the core. The AR14 pointer modified in the PUSHD, PUSHA, POPD, POPA, CALLR, CALLI and RET instructions when information pushed to the stack or retrieving information from the stack. AR14 can be modified by LAR, LIA, IAR and AAR instructions on an any CPL.

## **Descriptor cache registers**

An individual descriptor register is associated with each AR1, AR3, AR5, AR7, AR9, AR11, AR13, and AR15 address register. Descriptor registers are not available for software. In these registers are stored the parameters of the current segment of the object used for memory access control, when the corresponding MAR register is selected for addressing.



Each descriptor register contains:

- 40 bits of the base address, the address expressed in 32-byte paragraphs;
- 32 bits of the lower limit of the segment;
- 32 bits of the upper object limit;
- 24 bits of the lower link selector;
- 24 bits of the upper link selector;
- 4 bits of flags that allow or forbid reading/writing of an object, a flag of an object of the type "stream" and a flag of the validity of the descriptor register.

The VF flag is reset to 0 each time a new object selector is written to the corresponding address register and new selector's value not equal to previous. VF is set to 1 after a valid descriptor has been loaded. The descriptor register is loaded only when the object is accessed and VF=0.


After a system reset, all base addresses except DTR5 are reset. The base address of the DTR5 is set to a value of 0FFFFFFFCh, which defines the base address of the system register block. All lower limits are set to zero, all upper limits are initialized to the value 0FFFFFFFh - the maximum object size. Communication selectors are reset. Four bits of flags are initialized to 1011b.

## **System control registers**

System registers are addressed as memory locations. They have fixed physical addresses. System registers can be modified only on CPL=0.


	0								
PMCR	1FFFFFFFFF8h								
PMCSR	1FFFFFFFF6h								
MINCNTR	1FFFFFFFFE8h								
AVCNTR	1FFFFFFFFE0h								
(	1FFFFFFFFD8h								
(	1FFFFFFFFD0h								
(	1FFFFFFFFC8h								
PTR	1FFFFFFFC0h								
SR	1FFFFFFFB8h								
CR	1FFFFFFFB0h								
MR	1FFFFFFFFA8h								
MR	1FFFFFFFFA0h								
PLR									
CPSR CSR									
MPCR									
DTR									
	PMCSR MINCNTR AVCNTR  ( ( C PTR  GR  CCR MR MR MR LR CSR CCR								

## **DTR. Descriptor Table Register**



The register defines the base address of the descriptor table, represented in 32-bit paragraphs. To get the address expressed in bytes, the 40-bit value must be shifted 5 bits to the left. The 24-bit limit of the table contains the maximum number of object selectors whose descriptors are placed in the table. The DTR can be modified byte by byte.

## **MPCR. Multiprocessor Control Register**



CPUNR – processor number in the network.

SRDY. Stream controller ready. The bit indicates the readiness of the stream controller to operate. The bit is cleared at system reset and is set when the stream controller completes the internal initialization.

FRDY. FPU Ready. The bit indicates that the FPU is ready for use. The bit is cleared during system reset and is set when the FPU completes the internal initialization.

CRDY. Context controller ready. The bit indicates that the context controller is ready for use. The bit is cleared during system reset or when CENA = 0 and is set when the context controller completes the internal initialization.

MALF. Memory Allocation Lock Flag. This bit is used to block the memory allocation system (blocking with MALF = 1). The lock should be used when changing the parameters of the descriptors of free memory blocks in the descriptor table. This is necessary to prevent disruptions in the memory allocation system. Transition of the MALF bit from 1 to 0 enables the operation of the memory allocation system and causes its re-initialization, which is necessary for analyzing the new state of the descriptor table.

CENA. Context controller enable bit. Bit of the work permit / initialization of the context controller. When CENA = 0 (state after reset), the controller is disabled, the start code is executed, the processor is unable to process messages, switch process contexts, and can't manage the memory allocation. The bit is used when the system initialization process occurs and the system tables are not yet ready to fully support the work of high-level functions.

LaneNUM (read only) The field displays the number of physical channels in the corresponding direction of multiprocessor communication.


LaneWDH (read only) The field displays the channel width in the corresponding direction of 8-, 16-, 32- or 64-bit.

ERR (read only) A bit of hardware error in the channel. The bit can be cleared by the software.

LE (read only) The presence of the connection by direction. It is set to 1 if at least one of the channels of the north / east / south / west direction has a connection to another processor.

EN Bit enable work direction. If EN = 1, work in the appropriate direction is allowed.

### **CSR. Core State Register**



Task ID. Task ID for the current process. It is used in the work of the memory protection system when checking the accessibility of the process to an object.

CPL. Current Privilege Level. It is used in the work of the memory protection system when checking the accessibility of the process to an object. The CPL is also used to verify the possibility of transmitting a message from one process to another.

ILOCK. Interrupt Lock bits. ILOCK [0] = 0 blocks the call to the system error handling routine. ILOCK[1]=0 blocks the hardware interrupts. ILOK [2] = 0 blocks hardware switching of processes. ILOCK [3] = 0 blocks the processing of messages.

STATE. Determines the current state of the process.

STATE	Description
0	The main process code.
1	Sleep state.
2	Exception processing.
3	Interrupt processing.
4	System message processing.
5	Regular message processing.
6	Reserved.
7	Reserved.

Core version code indicates type of core. 5-bit code 01h corresponds to a X32 core version.


# CPSR. Current Process state object Selector Register

**CPSR** 



The register contains the PSO selector of the current process.

### PLR. Process List Register




The register is used in the automatic process switching mechanism. Table selector - an object selector in which the table of processes processed in the time-division mode is placed from the zero offset. The PSE bit allows (with PSE = 1) the operation of the automatic process switching mechanism. Table Pointer A 16-bit process table pointer. The pointer is incremented by 1 every time the process activity timer completes the count. The pointer goes to 0 when it reaches the Table Length value. Table Length A 16-bit table limit that determines the number of records in the table.

### **TFMR. Total Free Memory Register**



The register contains the results of calculating the value of the total amount of free memory space. This calculation periodically produces a memory manager built into the context controller. The amount of free space is expressed in 32-byte paragraphs.

## **CFMR. Cached Free Memory Register**




Free memory space can be divided into many separate objects in such a number that references to all these objects will not fit into the cache table of the memory allocation system. In this case, the TFMR and CFMR registers will contain different values. This situation may tell the operating system to start a search procedure and merge adjacent free objects, since the memory allocation system built into the context controller, does not perform such a function.

#### INTCR. Interrupt Control Register

			INT	CR	Ł					
63	48 4	47	32	31		24	23		0	
0		Table length		I E N	0	R E S		Interrupt table selector		1FFFFFFFFB0h


The register contains an object selector in which an interrupt table is placed from the zero offset. RES - interrupt controller reset bit. The IEN interrupt enable bit. Table length - the number of records in the interrupt table.

### **ESR. Error Status Register**




The register displays an object selector that, when accessed, detected a violation of the protection rules, the PSO selector of the process that caused the violation and the error code. The register is the FIFO output when reading which, the next value of the error code is output. The presence of a valid error message can be determined by the error code, if it is not 0, then the value read from the register is valid.

### PTR. Process Timer Register



The lower 16 bits display the base value of the process activity counter. Bits [31:16] display the current status of the process counter. A process change is initiated when the current process counter value transition from state 1 to state 0 occurs. Modify only the lower 16 bits of the register, while resetting the counter to a new value.

## CLSR. Clear selector register



This register is used only in multi-threaded cores and is intended to stop the execution of a process whose PSO selector is written to the CLSR register. In multithreaded cores, situations are possible when a system process removes another process from execution, which is currently executed by a parallel thread. To correctly stop the process, use the CLSR register. Writing to this register causes the process of searching and stopping the specified process in the context controller, and if such a process is detected, its current context is saved in the PSO, and the thread is released to perform any other processes.

## AVCNTR. Average counter



The counter contains the current value of the number of instructions executed over a specified period of time.

#### **MINCNTR.** Minimum counter


#### **MINCNTR**



The minimum value of the number of instructions counted for a specified time interval.


#### **MAXCNTR.** Maximum counter

#### **MAXCNTR**



The maximum value of the instructions counter calculated for the specified time interval.


### PMCSR, PMPSR. Performance monitor selector registers



Performance monitor code selector register and Performance monitor process selector register. Registers are used to tune the performance monitor to analyze processor performance when executing a specific process and/or a specific code object. If the PMCSR register is 0, then the performance monitor calculates the number of instructions executed regardless of the code object selector. If the PMPSR register is 0, then the performance monitor calculates the number of instructions executed, regardless of the process currently running. The presence of two filtering parameters — the code object selector and the process selector — allows, for example, to evaluate the performance of a separate procedure performed in the context of a specific process.

## PMCR. Performance monitor control register

#### PMCR



The performance monitor control register contains the value of the measurement interval, expressed in core clock cycles, three bits of the process status mask, allowing you to select at which process state the performance measurement will be performed, as well as the bit allowing the process switching time to be taken into account when measuring performance. With PSM = 1, the performance monitor will take into account the cycles during which context switching is performed. If SMASK is not 0, then performance will be calculated only when the SMASK field is equal to the value of the STATE field of the CSR register.