



I'm not robot




Continue


Computer architecture and organization technical publications pdf

15k Accesses 2 Citations Page 2Computer architecture is the study of building robust and secure CPUs, memory, and other key components and the connection between those components. Computer buses consist of three types of signals: address, data, and control. In (Neumann) single-bus architecture, all bus signals are usually integrated together according to a certain standard which can be easily connected to the CPU, memory, video, network, and other general devices. Fig. 4.1Fig. 4.2Fig. 4.3Fig. 4.4Fig. 4.5Fig. 4.6Fig. 4.7Fig. 4.8Fig. 4.9Fig. 4.10Fig. 4.11Fig. 4.12 Dumas, J. D. (2006). Computer architecture: Fundamentals and principles of computer design. Abingdon: Taylor & Francis.MATH Google Scholar Foster, C. C., & Iberall, T. (1985).


4.4Fig. 4.5Fig. 4.6Fig. 4.7Fig. 4.8Fig. 4.9Fig. 4.10Fig. 4.11Fig. 4.12 Dumas, J. D. (2006). Computer architecture: Fundamentals and principles of computer design. Abingdon: Taylor & Francis.MATH Google Scholar Foster, C. C., & Iberall, T. (1985).




Computer architecture (3rd ed.). New York: Van Nostrand Reinhold Company.




Google Scholar Hwang, K. (1993). Advanced computer architecture: Parallelism, scalability, programmability. New York: McGraw-Hill Inc. Google Scholar Randell, B. (Ed.). (1982). The designs of digital computers. Berlin: Springer-Verlag.MATH Google Scholar Shiva, S. G. (2000). Computer design and architecture (3rd ed.). New York: Marcel Dekker Inc.MATH Google Scholar Universal serial bus.



Wikipedia. Retrieved February 29, 2019. Google Scholar Wang, S., & Ledley, R. (2007). Modified Neumann architecture with micro-OS for security. In Proceedings of CICT (pp. 303-310). Google Scholar Download references Skip Bibliometrics Section Skip Abstract SectionAbstract The third edition of Computer Architecture and Organization features a comprehensive updating of the material—especially case studies, worked examples, and problem sets—while retaining the book's time-proven emphasis on basic principles. Reflecting the dramatic changes in computer technology that have taken place over the last decade, the treatment of performance-related topics such as pipelines, caches, and RISC's has been expanded. Many examples and end-of-chapter problems have also been added. Table of contents 1 Computation and Computers 2 Design Methodology 3 Processor Design 4 Datapath Design 5 Control Design 6 Memory Organization 7 System Organization Saha A, Mukherjee M, Datta D, Saha S and Sinha A (2013). Performance analysis of a FPGA based novel binary and DBNS multiplier, ACM SIGARCH Computer Architecture News, 41:2, (9-16). Online publication date: 29-May-2013.Pal S, Sinha A and Biswas P (2013). FPGA implementation of a novel DCT architecture reducing constant cosine terms, ACM SIGARCH Computer Architecture News, 41:2, (36-40). Online publication date: 29-May-2013.Chakraborty A and Sinha A (2012). Conversion of binary to single-term triple base numbers for DSP applications, ACM SIGARCH Computer Architecture News, 39:5, (5-11). Online publication date: 9-Jan-2012.Mukherjee M and Sinha A (2010). A novel architecture for conversion of binary to single digit double base numbers, ACM SIGARCH Computer Architecture News, 38:5, (1-6). Online publication date: 29-Dec-2011.Mayer A (1982). The architecture of the Burroughs B5000, ACM SIGARCH Computer Architecture News, 10:4, (3-10). Online publication date: 1-Jun-1982. Want more? Advanced embedding details, examples, and help! Skip Bibliometrics Section Skip Abstract SectionAbstract The computing world today is in the middle of a revolution: mobile clients and cloud computing have emerged as the dominant paradigms driving programming and hardware innovation today. The Fifth Edition of Computer Architecture focuses on this dramatic shift, exploring the ways in which software and technology in the "cloud" are accessed by cell phones, tablets, laptops, and other mobile computing devices. Each chapter includes two real-world examples, one mobile and one datacenter, to illustrate this revolutionary change. Updated to cover the mobile computing revolutionEmphasizes the two most important topics in architecture today: memory hierarchy and parallelism in all its forms.Develops common themes throughout each chapter: power, performance, cost, dependability, protection, programming models, and emerging trends ("What's Next")Includes three review appendices in the printed text. Additional reference appendices are available online.Includes updated Case Studies and completely new exercises. Adve, S. V., and K. Charachorloo [1996]. "Shared memory consistency models: A tutorial," IEEE Computer 29:12 (December), 66-76. Adve, S. V., and M. D. Hill [1990]. "Weak ordering—a new definition," Proc. 17th Annual Int'l.



Symposium on Computer Architecture (ISCA), May 28-31, 1990, Seattle, Wash., 2-14. Agarwal, A. [1987]. "Analysis of Cache Performance for Operating Systems and Multiprogramming," Ph. D. thesis, Tech. Rep. No. CSL-TR-87-332, Stanford University, Palo Alto, Calif. Agarwal, A. [1991]. "Limits on interconnection network performance," IEEE Trans. on Parallel and Distributed Systems 2:4 (April), 398-412. Agarwal, A., and S. D. Pudar [1993]. "Column-associative caches: A technique for reducing the miss rate of direct-mapped caches," 20th Annual Int'l. Symposium on Computer Architecture (ISCA), May 16-19, 1993, San Diego, Calif. Also appears in Computer Architecture News 21:2 (May), 179-190, 1993. Agarwal, A., R.



Bianchini, D. Chaiken, K. Johnson, and D. Kranz [1995].
"The MIT Alewife machine: Architecture and performance." Int'l. Symposium on Computer Architecture (Denver, Colo.), June, 2-13. Agarwal, A. J.
H. Hennessy, R. Simoni, and M. A. Horowitz [1988]. "An evaluation of directory schemes for cache coherence." Proc. 15th Int'l. Symposium on Computer Architecture (June), 280-289. Agarwal, A., J. Kubiawicz, D. Kranz, B.-H. Lim, D. Yeung, G. D'Souza, and M. Parkin [1993]. "Sparcle: An evolutionary processor design for large-scale multiprocessors." IEEE Micro 13 (June), 48-61. Agerwala, T., and J. Coker [1987]. High Performance Reduced Instruction Set Processors. IBM Tech. Rep. RC12434, IBM, Armonk, N.Y.Akeley, K. and T. Jernoluk [1988]. "High-Performance Polygon Rendering." Proc. 15th Annual Conf. on Computer Graphics and Interactive Techniques (SIGGRAPH 1988) , August 1-5, 1988, Atlanta, Ga., 239-246. Alexander, W. G., and D. B. Wortman [1975]. "Static and dynamic characteristics of XPL programs." IEEE Computer 8:11 (November), 41-46. Alles, A. [1995]. "ATM Internetworking," White Paper (May), Cisco Systems, Inc., San Jose, Calif. (www.cisco.com/warp/public/614/12.html)Alliant. [1987]. Alliant FX-Series: Product Summary. Alliant Computer Systems Corp., Acton, Mass.Almasi, G. S., and A. Gottlieb [1989]. Highly Parallel Computing , Benjamin/Cummings, Redwood City, Calif. Alverson, G., R. Alverson, D. Callahan, B. Koblenz, A. Porterfield, and B. Smith [1992]. "Exploiting heterogeneous parallelism on a multithreaded multiprocessor." Proc. ACM/IEEE Conf. on Supercomputing , November 16-20, 1992, Minneapolis, Minn., 188-197. Amdahl, G. M. [1967]. "Validity of the single processor approach to achieving large scale computing capabilities." Proc. AFIPS Spring Joint Computer Conf. , April 18-20, 1967, Atlantic City, N. J., 483-485. Amdahl, G. M., G. A.
Blauw, and F. P. Brooks, Jr. [1964]. "Architecture of the IBM System 360." IBM J. Research and Development 8:2 (April), 87-101. Amza, C., A.
L. Cox, S.
Dwarkadas, P. Keleher, H. Lu, R. Rajamony, W. Yu, and W. Zwaenepoel [1996]. "Treadmarks: Shared memory computing on networks of workstations." IEEE Computer 29:2 (February), 18-28. Anderson, D. [2003]. "You don't know jack about disks," Queue , 1:4 (June), 20-30. Anderson, D., J. Dykes, and E. Riedel [2003]. "SCSI vs. ATA--More than an interface." Proc. 2nd USENIX Conf. on File and Storage Technology (FAST '03) , March 31- April 2, 2003, San Francisco. Anderson, D. W., F. J. Sparacio, and R. M. Tomasulo [1967]. "The IBM 360 Model 91: Processor philosophy and instruction handling." IBM J. Research and Development 11:1 (January), 8-24.
Anderson, M. H. [1990]. "Strength (and safety) in numbers (RAID, disk storage technology)." Byte 15:13 (December), 337-339.Anderson, T.
E., D. E. Culler, and D. Patterson [1995].
"A case for NOW (networks of workstations)." IEEE Micro 15:1 (February), 54-64. Ang, B., D. Chiou, D. Rosenband, M. Ehrlich, L. Rudolph, and Arvind [1998]. "StarTVoyager: A flexible platform for exploring scalable SMP issues." Proc. ACM/IEEE Conf. on Supercomputing , November 7-13, 1998, Orlando, FL. Anjan, K. V., and T. M. Pinkston [1995]. "An efficient, fully-adaptive deadlock recovery scheme: Disha." Proc. 22nd Annual Int'l. Symposium on Computer Architecture (ISCA) , June 22-24, 1995, Santa Margherita, Italy. Anon. et al. [1985]. A Measure of Transaction Processing Power, Tandem Tech. Rep. TR85.2. Also appears in Datamation 31:7 (April), 112-118, 1985. Apache Hadoop. [2011]. J., and J.-L. Baer [1986]. "Cache coherence protocols: Evaluation using a multiprocessor simulation model." ACM Trans. on Computer Systems 4:4 (November), 273-298. Armbrust, M., A. Fox, R. Griffith, A. D. Joseph, R. Katz, A. Konwinski, G. Lee, D. Patterson, A. Rabkin, I.
Stoica, and M. Zaharia [2009]. Above the Clouds: A Berkeley View of Cloud Computing , Tech. Rep. UCB/ECS-2009-28, University of California, Berkeley (.Arapci, R. H., D. E.
Culler, A. Krishnamurthy, S. G. Steinberg, and K. Yelick [1995]. "Empirical evaluation of the Cray-T3E: A compiler perspective." 22nd Annual Int'l. Symposium on Computer Architecture (ISCA) , June 22-24, 1995, Santa Margherita, Italy. Asanovic, K. [1998]. "Vector Microprocessors." Ph. D. thesis, Computer Science Division, University of California, Berkeley. Associated Press. [2005]. "Gap Inc. shuts down two Internet stores for major overhaul," USATODAY.com , August 8, 2005.Atanasoff, J. V. [1940]. Computing Machine for the Solution of Large Systems of Linear Equations , Internal Report, Iowa State University, Ames,Atkins, M. [1991]. Performance and the i860 Microprocessor, IEEE Micro , 11:5 (September), 24-27, 72-78. Austin, T. M., and G. Sohi [1992]. "Dynamic dependency analysis of ordinary programs," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 342-351. Babbay, F., and A. Mendelson [1998]. "Using value prediction to increase the power of speculative execution hardware." ACM Trans. on Computer Systems 16:3 (August), 234-270. Baer, J.-L., and W.-H. Wang [1988]. "On the inclusion property for multi-level cache hierarchies." Proc. 15th Annual Int'l. Symposium on Computer Architecture , May 30-June 2, 1988, Honolulu, Hawaii, 73-80. Bailey, D. H., E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga [1991]. "The NAS parallel benchmarks," Int'l. J. Supercomputing Applications 5, 63-73. Bakoglu, H. B., G. F. Grohosi, L. E. Thatcher, J. A. Kaeli, C. R. Moore, D. P. Tattle, W. E.
Male, W. R. Hardell, D. A. Hicks, M. Nguyen Phu, R. K. Montoye, W. T.
Chen, and S. Dhanraj [1989]. IBM second-generation RISC processor organization." Proc. IEEE Int'l. Conf. on Computer Design , September 30-October 4, 1989, Rye, N.Y., 138-142.Balakrishnan, H., V. N. Padmanabhan, S. Seshan, and R. H. Katz [1997]. "A comparison of mechanisms for improving TCP performance over wireless links," IEEE/ACM Trans. on Networking 5:6 (December), 756-769. Ball, T., and J. Larus [1993]. "Branch prediction for free." Proc. ACM SIGPLAN'93 Conference on Programming Language Design and Implementation (PLDI) , June 23-25, 1993, Albuquerque, N. M., 300-313. Banerjee, U. [1979]. "Speedup of Ordinary Programs," Ph. D. thesis, Dept. of Computer Science, University of Illinois at Urbana-Champaign. Barham, P., B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, and R. Neugebauer [2003].
"Xen and the art of virtualization." Proc. of the 19th ACM Symposium on Operating Systems Principles , October 19-22, 2003, Bolton Landing, N.Y. Barroso, L. A. [2010]. "Warehouse Scale Computing [keynote address]." Proc. ACM SIGMOD , June 8-10, 2010, Indianapolis, Ind. Barroso, L. A., and U. Holzle [2007]. "The case for energy-proportional computing." IEEE Computer , 40:12 (December), 33-37. Barroso, L. A., and U. Holzle [2009]. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines , Morgan & Claypool, San Rafael, Calif. Barroso, L. A., K. Gharchorlo, and E. Bugnion [1998]. "Memory system characterization of commercial workloads," Proc. 25th Annual Int'l. Symposium on Computer Architecture (ISCA) , July 3-14, 1998, Barcelona, Spain, 3-14. Barton, R. S. [1961]. "A new approach to the functional design of a computer," Proc. Western Joint Computer Conf. , May 9-11, 1961, Los Angeles, Calif., 393-396. Bashe, C. J., J. W.
Buchholz, G.
V. Hawkins, J. L. Ingram, and N. Rochester [1981].
"The architecture of IBM's early computers," IBM J. Research and Development 25:5 (September), 363-375. Bashe, C. J., L. R. Johnson, J. H. Palmer, and E. W. Pugh [1986]. IBM's Early Computers , MIT Press, Cambridge, Mass. Baskett, F., and T. W. Keller [1977]. "An evaluation of the Cray-1 processor," in High Speed Computer and Algorithm Organization , D. J. Kuck, D. H. Lawrie, and A.
H. Sameh, eds., Academic Press, San Diego, 71-84.Baskett, F., T. Jernoluk, and D. Solomon [1988]. "The 4D-MP graphics superworkstation: Computing + graphics = 40 MIPS + 40 MFLOPS and 10,000 lighted polygons per second." Proc. IEEE COMPCON , February 29-March 4, 1988, San Francisco, 468-471.BBN Laboratories. [1986]. Butterfly Parallel Processor: Overview , Tech. Rep. 6148, BBN Laboratories, Cambridge, Mass.Bell, C. G. [1994]. "The mini and micro industries." IEEE Computer 17:10 (October), 14-30. Bell, C. G. [1985]. "Multis: A new class of multiprocessor computers," Science 228 (April 26), 462-467.Bell, C. G. [1989]. "The future of high performance computers in science and engineering." Communications of the ACM 32:9 (September), 1091-1101. Bell, G., and J. Gray [2001]. Crays, Clusters and Centers , Tech. Rep. MSR-TR-2001-76, Microsoft Research, Redmond, Wash.Bell, C. G., and J. Gray [2002]. "What's next in high performance computing?" CACM 45:2 (February), 91-95. Bell, C. G., and A. Newell [1971]. Computer Structures: Readings and Examples , McGraw-Hill, New York. Bell, C. G., and W. D. Strecker [1976]. "Computer structures: What have we learned from the PDP-11?" Symposium on Computer Architecture (ISCA) , January 19-21, 1976, Tampa, Fla., 1-14. Bell, C. G., and W. D. Strecker [1998]. "Computer structures: What have we learned from the PDP-11?" 25 Years of the International Symposia on Computer Architecture (Selected Papers) , ACM, New York, 138-151. Bell, C. G., J. C.
Mudge, and J. E. McNamara [1978]. A DEC View of Computer Engineering , Digital Press, Bedford, Mass.Bell, C. G., R.
Cady, H. McFarland, B. DeLagi, J. O'Laughlin, R. Noonan, and W. Wulf [1970]. "A new architecture for mini-computers: The DEC PDP-11," Proc. AFIPS Spring Joint Computer Conf. , May 5-May 7, 1970, Atlantic City, N. J., 657-675. Benes, V.
E. [1962]. "Rearrangeable three stage connecting networks." Bell System Technical Journal 41, 1481-1492.Bertozzi, D., A.
Bash, and A. Shah [2010]. "Green server design: Beyond operational energy to sustainability." Proc. Workshop on Power Aware Computing and Systems (HotPower '10) , October 3, 2010, Vancouver, British Columbia. Chang, P. P., S. A. Mahlik, W. Y. Chen, N. J. Warter, and W. W. Hwu [1991]. "IMPACT: An architectural framework for multiple-instruction-issue processors," 18th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 27-30, 1991, Toronto, Canada, 266-275. Charlesworth, A. E. [1981]. "An approach to scientific array processing: The architecture design of the AP-120B/FPS-164 family," Computer 14:9 (September), 18-27. Charlesworth, A. [1998]. "Starfire: Extending the SMP envelope." IEEE Micro 18:1 (January/February), 39-49. Chen, P. M., and E. K. Lee [1995].
"Striping in a RAID level 5 disk array." Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems , May 15-19, 1995, Ottawa, Canada, 136-145. Chen, P. M., G. A. Gibson, R. H. Katz, and D. A. Patterson [1990]. "An evaluation of redundant arrays of inexpensive disks using an Amdahl 5890." Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems , May 22-25, 1990, Boulder, Colo. Chen, P. M., E. K. Lee, G. A. Gibson, R. H. Katz, and D. W. Patterson [1994]. "RAID: High-performance, reliable secondary storage," ACM Computing Surveys 26:2 (June), 145-188. Chen, S., [1983]. "Large-scale and high-speed multiprocessor system for scientific applications," Proc. NATO Advanced Research Workshop on High-Speed Computing , June 20-22, 1983, Julich, West Germany. Also appears in K. Hwang, ed., "Superprocessors: Design and applications," IEEE (August), 602-609, 1984.Chen, T. C. [1980]. "Overlap and parallel processing," in H. Stone, ed., Introduction to Computer Architecture , Science Research Associates, Chicago, 427-486.Chow, F. C. [1983]. "A Portable Machine-Independent Global Optimizer-Design and Measurements," Ph. D. thesis, Stanford University, Palo Alto, Calif. Chrysos, G. Z., and J. S. Emer [1998]. "Memory dependence prediction using store sets," Proc. 25th Annual Int'l. Symposium on Computer Architecture (ISCA) , July 3-14, 1998, Barcelona, Spain, 142-153. Clark, B., T. Deshane, E. Dow, S.
Evanchik, M.
Finlayson, J. Herne, and J. Neefe Matthews [2004]. "Xen and the art of repeated research." Proc. USENIX Annual Technical Conf. , February 27-July 2, 2004, 135-144. Clark, D. W. [1983]. "Cache performance of the VAX-11/780," ACM Trans. on Computer Systems 1:1, 24-37. Clark, D. W. [1987]. "Pipelining and performance in the VAX 8800 processor," Proc. Second Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 5-8, 1987, Palo Alto, Calif., 173-177. Clark, D. W., and J. S. Emer [1985]. "Performance of the VAX-11/780 translation buffer: Simulation and measurement," ACM Trans. on Computer Systems 3:1 (February), 31-62. Clark, D., and H. Levy [1982]. "Measurement and analysis of instruction set use in the VAX-11/780," Proc. Ninth Annual Int'l. Symposium on Computer Architecture (ISCA) , April 26-29, 1982, Austin, Tex., 9-17.
Clark, D., and W. D. Strecker [1980]. "Comments on 'the case for the reduced instruction set computer.'" Computer Architecture News 8:6 (October), 34-38. Clark, W. A. [1957]. "The Lincoln TX-2 computer development," Proc. Western Joint Computer Conference , February 26-28, 1957, Los Angeles, 143-145. Cidaras, J., C. Johnson, and B. Felderman [2010]. Private communication. Climate Savers Computing Initiative. [2007]. "Efficiency Specs," .climatesaverscomputing.org/Clos, C. [1953]. "A study of non-blocking switching networks," Bell Systems Technical Journal 32 (March), 406-424.Cody, W. J., J. T. Coonen, D. M. Gay, K. Hanson, D. Hough, W. Kahan, R. Karpsinski, J. Palmer, F. N. Ris, and D. Stevenson [1984].
"A proposed radix- and word-length-independent standard for floating-point arithmetic," IEEE Micro 4:4, 86-100. Colwell, R. P., and R. Steck [1995]. "A 0.6 μm BiCMOS processor with dynamic execution." Proc. of IEEE Int'l. Symposium on Solid State Circuits (ISSCC) , February 15-17, 1995, San Francisco, 176-177.Colwell, R. P., R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman [1987]. "A VLIW architecture for a trace scheduling compiler," Proc. Second Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 5-8, 1987, Palo Alto, Calif., 180-192. Comer, D. [1993]. Internetworking with TCP/IP , 2nd ed., Prentice Hall, Englewood Cliffs, N. J. Compaq Computer Corporation. [1999]. Compiler Writer's Guide for the Alpha 21264 , Order Number EC-RJ66A-TE, June, www1.support.compaq.com/alpha-tools/documentation/current/21264_EV67/ec-166a-te_comp_writ_gde_for_alpha21264.pdf.Conti, C., D. H.
Gibson, and S. H. Pitkowksi [1968]. "Structural aspects of the System/ 360 Model 85. Part I. General organization," IBM Systems J. 7:1, 2-14. Coonen, J. [1984].
"Contributions to a Proposed Standard for Binary Floating-Point Arithmetic," Ph. D. thesis, University of California, Berkeley. Corbett, P. B., English, A. Goel, T. Grcanac, S.
Kleiman, J. Leong, and S. Sankar [2004]. "Row-diagonal parity for double disk failure correction," Proc. 3rd USENIX Conf. on File and Storage Technology (FAST '04) , March 31-April 2, 2004, San Francisco. Crawford, J., and P. Gelsinger [1988]. Programming the 80386 , Sybex Books, Alameda, Calif.Culler, D. E., J. P. Singh, and A. Gupta [1999]. Parallel Computer Architecture: A Hardware/Software Approach , Morgan Kaufmann, San Francisco. Curnow, H. J., and B. A. Wichmann [1976]. "A synthetic benchmark," The Computer J. 19:1, 43-49.Cvetanovic, Z., and R. E. Kessler [2000]. "Performance analysis of the Alpha 21264 -based Compaq ES40 system," Proc. 27th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 10-14, 2000, Vancouver, Canada, 192-202. Dally, W. J. [1990]. "Performance analysis of k-ary n-cube interconnection networks," IEEE Trans. on Computers 39:6 (June), 775-785. Dally, W. J. [1992]. "Virtual channel flow control," IEEE Trans. on Parallel and Distributed Systems 3:2 (March), 194-205. Dally, W. J. [1999]. "Interconnect limited VLSI architecture." Proc. of the International Interconnect Technology Conference , May 24-26, 1999, San Francisco.Dally, W. J., and C. I. Seitz [1986]. "The torus routing chip." Distributed Computing 1:4, 187-196.Dally, W. J., and B. Towles [2001]. "Route packets, not wires: On-chip interconnection networks." Proc. 38th Design Automation Conference , June 18-22, 2001, Las Vegas. Dally, W. J., and B.
Towles [2003]. Principles and Practices of Interconnection Networks , Morgan Kaufmann, San Francisco. Darcy, J. D., and D. Gay [1996]. "FLECKmarks: Measuring floating point performance using a full IEEE compliant arithmetic benchmark," CS 252 class project, University of California, Berkeley (see HTTP.CS.Berkeley.EDU/~darcy/Projects/cs252).Darley, H. M. et al. [1989]. "Floating Point/Integer Processor with Divide and Square Root Functions," U. S. Patent 4,878,190, October 31.Davidson, E. S.
[1971]. "The design and control of pipelined function generators," Proc. IEEE Conf. on Systems , Networks , and Computers , January 19-21, 1971, Oaxtepec, Mexico, 19-21.Davidson, E. S., A. T. Thomas, L. E. Shar, and J. H. Patel [1975]. "Effective control for pipelined processors," Proc. IEEE COMPCON , February 25-27, 1975, San Francisco, 181-184.Davie, B. S., L. L. Peterson, and D. Clark [1999]. Computer Networks: A Systems Approach , 2nd ed., Morgan Kaufmann, San Francisco.
Dean, J. [2009]. "Designs, lessons and advice from building large distributed systems [keynote address]," Proc. 3rd ACM SIGOPS Int'l. Workshop on Large-Scale Distributed Systems and Middleware , Co-located with the 22nd ACM Symposium on Operating Systems Principles , October 11-14, 2009, Big Sky, Mont.Dean, J., and S. Ghemawat [2004]. "MapReduce: Simplified data processing on large clusters." In Proc. Operating Systems Design and Implementation (OSDI) , December 6-8, 2004, San Francisco, Calif., 137-150. Dean, J., and S. Ghemawat [2008]. "MapReduce: Simplified data processing on large clusters," Communications of the ACM , 51:1, 107-113. DeCandia, G., D. Hastorun, M. Jampani, G. Kakulapati, A. Lakshman, A. Pilchin, S. Sivasubramanian, P. Vosshall, and W. Vogels [2007]. "Dynamo: Amazon's highly available key-value store," Proc. 21st ACM Symposium on Operating Systems Principles , October 14-17, 2007, Stevenson, Wash. Dehert, J. C., P. Y.-T. Hsu, and J. P. Bratt [1989]. "Overlapped loop support on the Cydra 5," Proc. Third Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 3-6, 1989, Boston, Mass., 26-39. Demmel, J. W., and X. Li [1994]. "Faster numerical algorithms via exception handling," IEEE Trans. on Computers 43:8, 983-992.
Deneyh, T.
E., J. Bent, F. I. Popovici, A. C. Arpaci-Dusseau, and R. H. Arpaci-Dusseau [2004]. "Deconstructing storage arrays," Proc. 11th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 7-13, 2004, Boston, Mass., 59-71. Desurvire, E. [1992]. "Lightwave communications: The fifth generation," Scientific American (International Edition) 266:1 (January), 96-103.Diep, T. A., C. Nelson, and J. P. Shen [1995]. "Performance evaluation of the PowerPC 620 microarchitecture," Proc. 22nd Annual Int'l. Symposium on Computer Architecture (ISCA) , June 22-24, 1995, Santa Margherita, Italy. Digital Semiconductor. [1996]. Alpha Architecture Handbook , Version 3, Digital Press, Maynard, Mass.Ditzel, D. R., and H. R. McLellan [1987]. "Branch folding in the CRISP microprocessor: Reducing the branch delay to zero." Proc. 14th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1987, Pittsburgh. Penn., 2-7. Ditzel, D. R., and D. A. Patterson [1980]. "Retrospective on high-level language computer architecture." Proc. Seventh Annual Int'l. Symposium on Computer Architecture (ISCA) , May 6-8, 1980, La Baule, France, 97-104. Doherty, W. J., and R. P. Kelsley [1979]. "Managing VM/CMS systems for user effectiveness," IBM Systems J. 18:1, 143-166. Donngarra, J. J. [1986]. "A survey of high performance processors," Proc. IEEE COMPCON , March 3-6, 1986, San Francisco, 8-11.Dongarra, J., T. Sterling, H. Simon, and E. Strohmaier [2005]. "High-performance computing: Clusters, constellations, MPPs, and future directions," Computing in Science & Engineering , 7:2 (March/April), 51-59. Douceur, J. R., and W. J. Bolosky [1999]. "A large scale study of file-system contents," Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems , May 1-9, 1999, Atlanta, Ga., 59-69. Douglas, J. [2005]. "Intel 8xx series and Paxville Xeon-MP microprocessors," paper presented at Hot Chips 17, August 14-16, 2005, Stanford University, Palo Alto, Calif.Duato, J. [1993]. "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. on Parallel and Distributed Systems 4:12 (December) 1320-1331.
Duato, J., and T. M. Pinkston [2001]. "A general theory for deadlock-free adaptive routing using a mixed set of resources," IEEE Trans. on Parallel and Distributed Systems 12:12 (December), 1219-1235. Duato, J., S. Yalamanchili, and L. Ni [2003]. Interconnection Networks: An Engineering Approach , 2nd printing, Morgan Kaufmann, San Francisco.Duato, J., I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo [2005a]. "A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks," Proc. 11th Int'l. Symposium on High-Performance Computer Architecture , February 12-16, 2005, San Francisco. Duato, J., O. Lyse, R.
Fang, and T. M. Pinkston [2005b]. "Part I: A theory for deadlockfree dynamic reconfiguration of interconnection networks," IEEE Trans. on Parallel and Distributed Systems 16:5 (May), 412-427.
Dubois, M., C. Scheurich, and F. Briggs [1988].
"Synchronization, coherence, and event ordering," IEEE Computer 21:2 (February), 9-21. Dunigan, W., K. Vetter, K.
White, and P. Worley [2005]. "Performance evaluation of the Cray X1 distributed shared memory architecture," IEEE Micro January/February, 30-40. Eden, A., and T. Mudge [1998]. "Retrospective on cache," Proc. of the 31st Annual ACM/IEEE Int'l. Symposium on Microarchitecture , November 30-December 2, 1998, Dallas, Tex., 69-80. Edmondson, J. H., P. I. Rubinfield, R. Preston, and V. Rajagopalan [1995]. "Superscalar instruction execution in the 21164 Alpha microprocessor," IEEE Micro 15:2, 33-43. Eggers, S. [1989]. "Simulation Analysis of Data Sharing in Shared Memory Multiprocessors," Ph. D. thesis, University of California, Berkeley.
Elder, J., A. Gottlieb, C. K. Kruskal, K. P. McAuliffe, L. Randolph, M. Snir, P.

Lehr, J. [1985]. "Issues related to MIMD shared-memory computers: The NYU Ultracomputer approach." Proc. 1985 ACM Conference on Supercomputing, Boulder, Colorado, 126-135. Ellis, J. R. [1986]. Bulldog: A Compiler for VLIW Architectures , MIT Press, Cambridge, Mass. Emer, J. S., and D. W. Clark [1984]. "A characterization of processor performance in the VAX-11/780," Proc. 11th Annual Int'l. Symposium on Computer Architecture (ISCA), June 5-7, 1984, Ann Arbor, Mich., 301-310. Enriquez, P. [2001]. "What happened to my dial tone? A study of FCC service disruption reports," poster, Richard Tapia Symposium on the Celebration of Diversity in Computing , October 18-20, Houston, Tex.Erichson, A., N. Nuckolls, G. Chesson, and J. L. Hennessy [1996]. "SoftFLASH: Analyzing the performance of clustered distributed virtual shared memory." Proc. Seventh Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 1-5, 1996, Cambridge, Mass., 210-220. Esmailzadeh, H., T. Cao, Y. Xi, S. M. Blackburn, and K. S. McKinley [2011]. "Looking Back on the Language and Hardware Revolution: Measured Power, Performance, and Scaling," Proc. 16th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , March 5-11, 2011, Newport Beach, Calif. Evers, M., S. J. Patel, R. S. Chappell, and Y. N. Patt [1998]. "An analysis of correlation and predictability: What makes two-level branch predictors work," Proc. 25th Annual Int'l. Symposium on Computer Architecture (ISCA) , July 3-14, 1998, Barcelona, Spain, 52-61. Fabry, R. S. [1974]. "Capability based addressing," Communications of the ACM 17:7 (July), 403-412. Falsafi, B., and D. A. Wood [1997]. "Reactive NUMA: A design for unifying S-COMA and CC-NUMA," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo., 229-240. Fan, X., W. Weber, and L. A. Barroso [2007]. "Power provisioning for a warehouse-sized computer," Proc. 34th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 9-13, 2007, San Diego, Calif. Farkas, K. L., and N. P. Jouppi [1994]. "Complexity/performance trade-offs with nonblocking loads," Proc. 21st Annual Int'l. Symposium on Computer Architecture (ISCA) , April 18-21, 1994, Chicago. Farkas, K. L., N. P. Jouppi, and P. Chow [1995]. "How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors?," Proc. IEEE Symposium on High-Performance Computer Architecture , January 22-25, 1995, Raleigh, N.C., 78-89. Farkas, K. L., P. Chow, N. P. Jouppi, and Z. Vranesic [1997]. "Memory-system design considerations for dynamically-scheduled processors," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo., 133-143. Fazio, D. [1987]. "It's really much more fun building a supercomputer than it is simply inventing one." Proc. IEEE COMPCON , February 23-27, 1987, San Francisco, 102-105. Fisher, J. A. [1981]. "Trace scheduling: A technique for global microcode compaction," IEEE Trans. on Computers 30:7 (July), 478-490. Fisher, J. A. [1983]. "Very long instruction word architectures and ELL-512," 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1982, Stockholm, Sweden, 140-150. Fisher, J. A., and S. M. Freudenberger [1992]. "Predicting conditional branches from previous runs of a program," Proc. Fifth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 12-15, 1992, Boston, Mass., 85-95. Fisher, J. A., and B. R. Rau [1993]. [Journal of Supercomputing , January (special issue).Fisher, J. A., J. R. Ellis, J. C. Ruttenberg, and A. Nicolau [1984]. "Parallel processing: A smart compiler and a dumb processor," Proc. SIGPLAN Conf. on Compiler Construction , June 17-22, 1984, Montreal, Canada, 11-16. Flemming, P. J., and J. J. Wallace [1986]. "How not to lie with statistics: The correct way to summarize benchmarks results," Communications of the ACM 29:3 (March), 218-221. Flynn, M. J. [1966]. "Very high-speed computing systems," Proc. IEEE 54:12 (December), 1901-1909. Forgie, J. W. [1957]. "The Lincoln TX-2 input-output system," Proc. Western Joint Computer Conference (February), Institute of Radio Engineers, Los Angeles, 156-160. Foster, C. C., and E. M. Riseman [1972]. "Percolation of code to enhance parallel dispatching and execution," IEEE Trans. on Computers C-21:12 (December), 1411-1415. Frank, S. J. [1984]. "Tightly coupled multiprocessor systems speed memory access time," Electronics 57:1 (January), 164-169.Freiman, C. V. [1961]. "Statistical analysis of certain binary division algorithms," Proc. IRE 49:1, 91-103.Friensborg, S. E., and R. J. Wicks [1985]. DASP Experiments: The 3380, 3380-23, and MVS/XA , Tech. Bulletin GG22-9363-02, IBM Washington Systems Center, Gaithersburg, Md.Fuller, S. H., and W. E. Burr [1977]. "Measurement and evaluation of alternative computer architectures," Computer 10:10 (October), 24-35. Furber, S. B. [1996]. ARM System Architecture , Addison-Wesley, Harlow, England (see www.cs.man.ac.uk/amulet/publications/books/ARMSysArch). Gagliardi, U. O. [1973]. "Report of workshop 4-software-related advances in computer hardware," Proc. Symposium on the High Cost of Software , September 17-19, 1973, Monterey, Calif., 99-120.Gajski, D., D. Kuck, D. Lawrie, and A. Sameh [1983]. "CEDAR--a large scale multiprocessor," Proc. Int'l. Conf. on Parallel Processing (ICPP) , August, Columbus, Ohio, 524-529.Gallagher, D. M., W. Y. Chen, S. A. Mahkle, J. C. Glylenhaal, and W. W. Hwu [1994]. "Dynamic memory disambiguation using the memory conflict buffer," Proc. Sixth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 4-7, Santa Jose, Calif., 183-193. Galles, M. [1996]. "Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip," Proc. IEEE HOT Interconnects '96 , August 15-17, 1996, Stanford University, Palo Alto, Calif.Game, M., and A. Booker [1999]. "CodePack code compression for PowerPC processors," MicroNews , 5:1, www.chips.ibm.com/micronews/vo15_no1/codepack.html.Gao, Q. S. [1993]. "The Chinese remainder theorem and the prime memory system," 20th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 16-19, 1993, San Diego, Calif. (Computer Architecture News 21:2 (May), 337-340). Gao, Q. S. [2005]. "Cap Inc. Reports Third Quarter Earnings," [2006]. "Cap Inc. Reports Fourth Quarter and Full Year Earnings," R. A. Agarwal, F. Briggs, E. Brown, D. Hough, B. Joy, S. Kleiman, S. Muchnick, M. Namjoo, D. Patterson, J. Pendleton, and R. Tuck [1988]. "Scalable processor architecture (SPARC)," Proc. IEEE COMPCON , February 29-March 4, 1988, San Francisco, 278-283.Gebis, J., and D. Patterson [2007]. "Embracing and extending 20th-century instruction set architectures," IEEE Computer 40:4 (April), 68-75. Gee, J. D., M. D. Hill, D. N. Pnevmatikatos, and A. J. Smith [1993]. "Cache performance of the SPEC92 benchmark suite," IEEE Micro 13:4 (August), 17-27. Gehring, E. F., D. P. Siewiorek, and Z. Segall [1987]. Parallel Processing: The Cm+ Experience , Digital Press, Bedford, Mass. Gharachorloo, K., A. Gupta, and J. L. Hennessy [1992]. "Hiding memory latency using dynamic scheduling in shared-memory multiprocessors," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia. Gharachorloo, K., D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. L. Hennessy [1990]. "Memory consistency and event ordering in scalable shared-memory multiprocessors," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 15-26. Ghemawat, S., H. Gobioff, and S.-T. Leung [2003]. "The Google file system," Proc. 19th ACM Symposium on Operating Systems Principles , October 19-22, 2003, Bolton Landing, N.Y. Gibson, D. H. [1967]. "Considerations in block-oriented systems design," AFIPS Conf. Proc. 30, 75-80. Gibson, G. A. [1992]. Redundant Disk Arrays: Reliable, Parallel Secondary Storage, ACM Distinguished Dissertation Series, MIT Press, Cambridge, Mass. Gibson, J. C. [1970]. "The Gibson mix," Rep. TR. 00.2043, IBM Systems Development Division, Poughkeepsie, N.Y. (research done in 1959).Gibson, J., R. Kuz, D. Ofelt, M. Horowitz, J. Hennessy, and M. Heinrich [2000]. "FLASH vs. (simulated) FLASH: Closing the simulation loop," Proc. Ninth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , November 12-15, Cambridge, Mass., 49-58. Glass, C. J., and L. M. Ni [1992]. "The Turn Model for adaptive routing," 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia. Goldberg, D. [1991]. "What every computer scientist should know about floating-point arithmetic," Computing Surveys 23:1, 5-48. Goldberg, I. B. [1967]. "27 bits are not enough for 8-digit accuracy," Communications of the ACM 10:2, 105-106. Goldstein, S. [1987]. "1985 Performance--An Eight Year Outlook , Tech. Rep. TR 03.308-1, Santa Teresa Laboratory, IBM Santa Teresa Laboratory, San Jose, Calif.Goldstine, H. H. [1972]. The Computer: From Pascal to von Neumann , Princeton University Press, Princeton, N. J. Gonzalez, J., and A. González [1998]. "Limits of instruction level parallelism with data speculation," Proc. Vector and Parallel Processing (VECPAR) Conf. , June 21-23, 1998, Porto, Portugal, 585-598. Goodman, J. R. [1983]. "Using cache memory to reduce processor memory traffic," Proc. 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1982, Stockholm, Sweden, 124-131. Goralski, W. [1997]. SONET: A Guide to Synchronous Optical Network , McGraw-Hill, New York. Gosling, J. B. [1980]. Design of Arithmetic Units for Digital Computers , Springer-Verlag, New York.Gray, J. [1990]. "A census of Tandem system availability between 1985 and 1990," IEEE Trans. on Reliability , 39:4 (October), 409-418.Gray, J. (ed.) [1993]. The Benchmark Handbook for Database and Transaction Processing Systems , 2nd ed., Morgan Kaufmann, San Francisco.Gray, J. [2006]. Sort benchmark home page, J., and A. Reuter [1993]. Transaction Processing: Concepts and Techniques , Morgan Kaufmann, San Francisco, Gray, J., and D. P. Siewiorek [1991]. "High-availability computer systems," Computer 24:9 (September), 39-48. Gray, J., and C. van Ingen [2005]. Empirical Measurements of Disk Failure Rates and Error Rates , MSR-TR-2005-166, Microsoft Research, Redmond, Wash.Greenberg, A., N. Jain, S. Kandula, C. Kim, P. Lahiri, D. Maltz, P. Patel, and S. Sengupta [2009]. "VL2: A Scalable and Flexible Data Center Network," in Proc. ACM SIGCOMM , August 17-21, 2009, Barcelona, Spain. Grice, C., and M. Kanellos [2000]. "Cell phone industry at crossroads: Go high or low?," CNET News , August 31, technews.netscapes.com/news/1004-201-2518386-0.html?tag=st.ne.1002.tgiff.sf.Groe, J. B., and L. E. Larson [2000]. CDMA Mobile Radio Design , Artech House, Boston. Gunther, K. D. [1981]. "Prevention of deadlocks in packet-switched data transport systems," IEEE Trans. on Communications COM-29:4 (April), 512-524.Hagersten, E., and M. Koster [1998]. "WildFire: A scalable path for SMPs," Proc. Fifth Int'l. Symposium on High-Performance Computer Architecture , January 9-12, 1999, Orlando, Fla. Hagersten, E., A. Landin, and S. Haridi [1992]. "DDM--a cache-only memory architecture," IEEE Computer 25:9 (September), 44-54. Hamacher, V. C., Z. G. Vranesic, and S. G. Zaky [1984]. Computer Organization , 2nd ed., McGraw-Hill, New York. Hamilton, J. [2009]. "Data center networks are in my way," paper presented at the Stanford Clean Slate CTO Summit, October 23, 2009 (Hamilton, J. [2010]. "Cloud computing economies of scale," paper presented at the AWS Workshop on Genomics and Cloud Computing , June 9, 2010, Seattle, Wash.). Handy, J. [1992]. The Cache Memory Book , Academic Press, Boston. Hauck, E. A., and B. A. Dent [1968]. "Burroughs' B6500/B7500 stack mechanism," Proc. AFIPS Spring Joint Computer Conf. , April 30-May 2, 1968, Atlantic City, N. J., 245-251. Heald, R., K. Aingaran, C. Amir, M. Ang, M. Boland, A. Das, P. Dixit, G. Gouldsberry, J. Hart, T. Horel, W.-J. Hsu, J. Kaku, C. Kim, S. Kim, F. Klass, H. Kwan, R. Lo, H. McClntyre, A. Mehta, D. Murata, S. Nguyen, Y.-P. Pai, S. Patel, K. Shin, K. Tam, S. Vishwanthiah, J. Wu, G. Yee, and H. You [2000]. "Implementation of thirdgeneration SPARC V9 64-bit microprocessor," ISSCC Digest of Technical Papers , 412-413 and slide supplement.Heinrich, J. [1993]. MIPS R4000 User's Manual , Prentice Hall, Englewood Cliffs, N. J. Henly, M., and B. McNutt [1989]. DASP D-0 Characteristics: A Comparison of MVS to VM , "Tech. Rep. TR 02.1550 (May), IBM General Products Division, San Jose, Calif. Hennessy, J. [1984]. "VLSI RISC processors," VLSI Systems Design 6:10 (October), 22-32.Hennessy, J., N. Jouppi, F. Baskett, and J. Gil [1981]. "MIPS: A VLSI processor architecture," in CMU Conference on VLSI Systems and Computations , Computer Science Press, Rockville, Md.Hewlett-Packard, [1994]. PA-RISC 2.0 Architecture Reference Manual , 3rd ed., Hewlett-Packard, Palo Alto. Calif.Hewlett-Packard. [1998]. "HP's 5NINE5:SMITHN'S Vision Extends Leadership and Redefines High Availability in Mission-Critical Environments," February 10, www.future.enterprisecomputing.hp.com/ia64/news/5nines_vision_pr.html.Hill, M. D. [1987]. "Aspects of Cache Memory and Instruction Buffer Performance," Ph. D. thesis, Tech. Rep. UCB/CSD 87/381, Computer Science Division, University of California, Berkeley, Hill, M. D. [1988]. "A case for direct mapped caches," Computer 21:12 (December), 25-40. Hill, M. D. [1998]. "Multiprocessors should support simple memory consistency models," IEEE Computer 31:8 (August), 28-34. Hillis, W. D. [1985]. The Connection Multiprocessor , MIT Press, Cambridge, Mass.Hillis, W. D. and G. L. Steele [1986]. "Data parallel algorithms," Communications of the ACM 29:12 (December), 1170-1183. (Hinton, G., D. Sager, M. Upton, D. Boggs, D. Carnean, A. Kyker, and P. Roussel [2001]. "The microarchitecture of the Pentium 4 processor," Intel Technology Journal , February.Hintz, R. G., and D. P. Tate [1972]. "Control data STAR-10 processor design," ACM IEEE COMPCON , September 12-14, 1972, San Francisco, 1-4.Hirata, H., K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa [1992]. "An elementary processor architecture for simultaneous instruction issuing from multiple threads," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 136-145. Hitachi. [1997]. SuperH RISC Engine SH7700 Series Programming Manual , Hitachi, Santa Clara, Calif. (see www.hitachi.com/techprod/and/search/for/tile).Ho, R., K. W. Mai, and M. A. Horowitz [2001]. "The future of wires," Proc. of the IEEE 89:4 (April), 490-504.Hoagland, A. S. [1963]. Digital Magnetic Recording, Wiley, New York.Hockney, R. W., and C. R. Jesshope [1988]. Parallel Computers 2: Architectures, Programming and Algorithms , Adam Hilger, Ltd., Bristol, England. HOLL, J. H. [1959]. "A universal computer capable of executing an arbitrary number of subprograms simultaneously," Proc. East Joint Computer Conf. 16, 108-113. Holt, R. C. [1972]. "Some deadlock properties of computer systems," ACM Computer Surveys 4:3 (September), 179-196. Hopkins, M. [2000]. "A critical look at IA-64: Massive resources, massive ILP, but can it deliver?" Microprocessor Report , February.Hord, R. M. [1982]. The Illiac-IV, The First Supercomputer , Computer Science Press, Rockville, Md.Horel, T., and C. Lauterbach [1999]. "UltraSPARC-III: Designing third-generation 64-bit performance," IEEE Micro 19:3 (May-June), 73-85. Hospodar, A. D., and A. S. Hoagland [1993]. "The changing nature of disk controllers," Proc. IEEE 81:4 (April), 586-594.Holzle, U. [2010]. "Tiny cores still beat bigger cores, most of the time," IEEE Micro 30:4 (July/August).Hristea, C., D. Lenoski, and J. Keen [1997]. "Measuring memory hierarchy performance of cache-coherent multiprocessors using micro benchmarks," Proc. ACM/IEEE Conf. on Supercomputing , November 16-21, 1997, San Jose, Calif. Hsu, P. [1994]. "Designing the TFP microprocessor," IEEE Micro 18:2 (April), 233-237. Huck, J., et al. [2000]. "Introducing the IA-64 Architecture," IEEE Micro 20:5 (September-October), 12-23. Hughes, C. J., P. Kaul, S. V. Adve, R. Jain, C. Park, and J. Srinivasan [2001]. "Variability in the execution of multimedia applications and implications for architecture," Proc. 28th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 30-July 4, 2001, Goteborg, Sweden, 254-265. Hwang, K. [1979]. Computer Arithmetic: Principles , Architecture , and Design , Wiley, New York. Hwang, K. [1993]. Advanced Computer Architecture and Parallel Programming , McGraw-Hill, New York.Hwu, W.-M., and Y. Patt [1986]. "HPsm, a high performance restricted data flow architecture having minimum functionality," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1986, Tokyo, 297-307. Hwu, W. W., S. A. Mahkle, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. O. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haas, J. G. Holm, and D. M. Landweber [1993]. "The superblock: An effective technique for VLIW and superscalar compilation," J. Supercomputing 7:1, 2 (March), 229-248. IBM. [1982]. The Economic Value of Rapid Response Time , GE20-0752-0, IBM, White Plains, N.Y., 11-82.IBM. [1990]. "The IBM RISC System/6000 processor" (collection of papers), IBM J. Research and Development 34:1 (January).IBM. [1994]. The PowerPC Architecture , Morgan Kaufmann, San Francisco.IBM. [2005]. "Blue Gene," IBM J. Research and Development , 49:2/3 (special issue).IEEE. [1985]. "IEEE standard for binary floating-point arithmetic," SIGPLAN Notices 22:2, 9-25.IEEE. [2005]. "Intel virtualization technology, computer," IEEE Computer Society 38:5 (May), 48-56. IEEE. 754-2008 Working Group. [2006]. "DRAFT Standard for Floating-Point Arithmetic 754-2008," . Imprimis Product Specification , 97209 Sabre Disk Drive IPI-2 Interface 1.2 GB , Document No. 64402302, Imprimis, Dallas, Tex.InfiniBand Trade Association. [2001]. InfiniBand Architecture Specifications Release 1.0.a , www.infinibandta.org.Intel. [2001]. Intel MMX Instructions to Convert RGB to YUV Color Conversion , "cedat.intel.com/cgi-bin/ids.dll/content/content.jsp?cmKey=Legacy-irtm AP548 9996& cntType=IDS EDITORIAL.Intel Retailer. [2005]. "The Gap launches a new site--after two weeks of downtime," Internet@ Retailer , September 28, R. [1991]. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design , Measurement , Simulation, and Modeling , Wiley, New York.Jantsch, A., and H. Tenhunen (eds.) [2003]. Networks on Chips , Kluwer Academic Publishers, The Netherlands. Jimenez, D. A., and C. Lin [2002]. "Neural methods for dynamic branch prediction," ACM Trans. on Computer Systems 20:4 (November), 369-397. Johnson, M. [1990]. Superscalar Microprocessor Design , Prentice Hall, Englewood Cliffs, N. J.Jordan, H. F. [1983]. "Performance measurements on HEP--a pipelined MIMD computer," Proc. 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1982, Stockholm, Sweden, 207-212. Jordan, K. E. [1987]. "Performance comparison of large-scale scientific processors: Scalar mainframes, mainframes with vector facilities, and supercomputers," Computer 20:3 (March), 10-23. Jouppi, N. P. [1990]. "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 364-373. Jouppi, N. P. [1998]. "Retrospective: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," 25 Years of the International Symposia on Computer Architecture (Selected Papers) , ACM, New York, 71-73. Jouppi, N. P., and D. W. Wall [1989]. "Available instruction-level parallelism for superscalar and superpipelined processors," Proc. Third Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 3-6, 1989, Boston, 272-282. Jouppi, N. P., and S. J. E. Wilton [1994]. "Trade-offs in two-level on-chip cache," Proc. 21st Annual Int'l. Symposium on Computer Architecture (ISCA) , April 18-21, 1994, Chicago, 34-45. Kaeli, D. R., and P. G. Emma [1991]. "Branch history table prediction of moving target branches due to subroutine returns," Proc. 18th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 27-30, 1991, Toronto, Canada, 34-42. Kahan, J. [1990]. "On the advantage of the 8087's stack," unpublished course notes, Computer Science Division, University of California, Berkeley.Kahan, W. [1968]. "7094-II system support for numerical analysis," SHARE Secretariat Distribution SSD-159, Department of Computer Science, University of Toronto.Kahaner, D. K. [1988]. "Benchmarks for 'real' programs," SIAM News , November.Kahn, R. E. [1972]. "Resource-sharing computer communication networks," Proc. IEEE 60:11 (November), 1397-1407.Kane, G. [1986]. MIPS R2000 RISC Architecture , Prentice Hall, Englewood Cliffs, N. J.Kane, G. [1996]. PA-RISC 2.0 Architecture , Prentice Hall, Upper Saddle River, N. J. Kane, G., and J. Heinrich [1992]. MIPS RISC Architecture , Prentice Hall, Englewood Cliffs, N. J. Katz, R. H., D. A. Patterson, and R. Eckhouse [1989]. Disk system architectures for high performance computing," Proc. IEEE 77:12 (December), 1842-1858.Keckler, S. W., and W. J. Dally [1992]. "Processor coupling: Integrating compile time and runtime scheduling for parallelism," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 202-213. Keller, R. M. [1975]. "Look-ahead processors," ACM Computing Surveys 7:4 (December), 177-195. Keltcher, C. N., K. J. McGrath, A. Ahmed, and P. Conway [2003]. "The AMD Opteron processor for multiprocessor servers," IEEE Micro 23:2 (March/April), 66-76 (dx.doi.org/10.1109/MM.2003.119116). Kembel, R. [2000]. "Fibre Channel: A comprehensive introduction," Internet Week , April. Kermani, P., and L. Kleirock [1979]. "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks 3 (January), 267-286.Kessler, R. [1999]. "The Alpha 21264 microprocessor," IEEE Micro 19:2 (March/April) 24-36. Kilburn, T., D. B. G. Edwards, M. J. Lanigan, and F. H. Sumner [1962]. "One-level storage system," IRE Trans. on Electronic Computers EC-11 (April) 223-235. Also appears in D. P. Siewiorek, C. G. Bell, and A. Newell, Computer Structures: Principles and Examples , McGraw-Hill, New York, 1982, 135-148. Killian, E. [1991]. "MIPS R4000 technical overview-64 bits/100 MHz or bust," Hot Chips III Symposium Record , August 26-27, 1991, Stanford University, Palo Alto, Calif., 1.6-1.9.Kim, M. Y. [1986]. "Synchronized disk interleaving," IEEE Trans. on Computers C-35:11 (November), 978-988. Kissell, K. D. [1997]. "MIPS16: High-density for the embedded market," Proc. Real Time Systems '97 , June 15-19, 1997, Las Vegas, Nev. (see www.sgi.com/MIPS/arch/MIPS16/MIPS16-whitepaper.pdf).Kitagawa, K., S. Tagaya, Y. Hagiwara, and Y. Kanoh [2003]. "A hardware overview of SX-6 and SX-7 supercomputer," NEC Research & Development J. 44:1 (January), 2-7.Knuth, D. [1981]. The Art of Computer Programming , Vol. II, 2nd ed., Addison-Wesley, Reading, Mass.Kogge, P. M. [1981]. The Architecture of Pipelined Computers , McGraw-Hill, New York.Kohn, L., and S.-W. Fu [1989]. "A 1,000,000 transistor microprocessor," Proc. of IEEE Int'l. Symposium on Solid State Circuits (ISSCC) , February 15-17, 1989, New York, 54-55.Kohn, L., and N. Margulis [1989]. "Introducing the Intel i860 64-bit Microprocessor," IEEE Micro , 9:4 (July), 15-30. Kontothanassis, L. G. Hunt, R. Stets, N. Hardavellas, M. Clermaki, S. Parthasarathy, W. Meira, S. Dwarakadas, and M. Scott [1977]. "VM-based shared memory on lewlatency, remote-memory-access networks," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo. Koran, J. [1989]. Computer Arithmetic Algorithms , Prentice Hall, Englewood Cliffs, N. J. Kozyrakis, C. [2000]. "Vector IRAM: A media-oriented vector processor with embedded DRAM," paper presented at Hot Chips 12, August 13-15, 2000, Palo Alto, Calif. 13-15. Kozyrakis, C., and D. Patterson. [2002]. "Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks," Proc. 35th Annual Int'l. Symposium on Microarchitecture (MICRO-35) , November 18-22, 2002, Istanbul, Turkey. Kroft, D. [1981]. "Lockup-free instruction fetch/prefetch cache organization," Proc. Eighth Annual Int'l. Symposium on Computer Architecture (ISCA) , May 12-14, 1981, Minneapolis, Minn., 81-87. Kroft, D. [1998]. "Retrospective: Lockup-free instruction fetch/prefetch cache organization," 25 Years of the International Symposia on Computer Architecture (Selected Papers) , ACM, New York, 20-21. Kuck, D., P. P. Budnik, S.-C. Chen, D. H. Lawrie, R. A. Towle, R. E. Streibend, J. W. Davis, Jr., J. Han, P. W. Kraska, and Y. Muraoka [1974]. "Measurements of parallelism in ordinary FORTRAN programs," Computer 7:1 (January), 37-46.Kuhn, D. R. [1997]. "Sources of failure in the public switched telephone network," IEEE Computer 30:4 (April), 31-36. Kumar, A. [1997]. "The HP PA-8000 RISC CPU," IEEE Micro 17:2 (March/April), 27-32. Kunimatsu, A., N. Ide, T. Sato, Y. Endo, H. Murakami, T. Kamei, M. Hirano, F. Ishihara, H. Tago, M. Oka, A. Ohba, T. Yutaka, T. Okada, and M. Suzuoki [2000]. "Vector unit architecture for emotion synthesis," IEEE Micro 20:2 (March/April), 40-47. Kunkel, S. R., and J. E. Smith [1986]. "Optimal pipelining in supercomputers," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1986, Tokyo, 404-414. Kurose, J. F., and K. W. Ross [2001]. Computer Networking: A Top-Down Approach Featuring the Internet , Addison-Wesley, Boston. Kuskis, J., D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. L. Hennessy [1994]. "Stanford FLASH multiprocessor," Proc. 21st Annual Int'l. Symposium on Computer Architecture (ISCA) , April 18-21, 1994, Chicago. Lam, M. [1988]. "Software pipelining: An effective scheduling technique for VLIW processors," SIGPLAN Conf. on Programming Language Design and Implementation , June 22-24, 1988, Atlanta, Ga., 318-328. Lam, M. S., and R. P. Wilson [1992]. "Limits of control flow on parallelism," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 46-57. Lam, M. S., E. E. Rothberg, and M. E. Wolf [1991]. "The cache performance and optimizations of blocked algorithms," Proc. Fourth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 8-11, 1991, Santa Clara, Calif. (SIGPLAN Notices 26:4 (April), 63-74). Lambright, D. [2000]. "Experiences in measuring the reliability of a cache-based storage system," Proc. of First Workshop on Industrial Experiences with Systems Software (WIESS 2000), Co-Located with the 4th Symposium on Operating Systems Design and Implementation (OSDI) , October 22, 2000, San Diego, Calif. "How to make a multiprocessor computer that correctly executes multiprocess programs," IEEE Trans. on Computers C-28:9 (September), 241-248. Lang, W., J. M. Patel, and S. Shankar [1989]. "Designing about non-wrappy workloads," Proc. Sixth International Workshop on Data Management on New Hardware (DaMoN) , June 7, Indianapolis, Ind. Laprie, J.-C. [1985]. "Dependable computing and fault tolerance: Concepts and terminology," Proc. 15th Annual Int'l. Symposium on Fault-Tolerant Computing , June 19-21, 1985, Ann Arbor, Mich., 21-1. Larson, E. R. [1973]. "Findings of fact, conclusions of law, and order for judgment," File No. 4-67, Civ. 138, Honeywell v. Sperry-Rand and Illinois Scientific Development , U. S. District Court for the State of Minnesota, Fourth Division (October 19).Laudon, J., and D. Lenoski [1997]. "The SGI Origin: a cNUMA highly scalable server," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo., 241-251. Laudon, J., A. Gupta, and M. Horowitz [1994]. "Interleaving: A multithreading technique targeting multiprocessors and workstations," Proc. Sixth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 4-7, San Jose, Calif., 308-318. Lauterbach, G., and T. Horel [1999]. "UltraSPARC-III: Designing third generation 64-bit performance," IEEE Micro 19:3 (May/June). Lazowska, E. D., J. Zahorjan, J. S. Graham, and K. C. Sevcik [1984]. Quantitative System Performance: Computer System Analysis Using Queueing Network Models , Prentice Hall, Englewood Cliffs, N. J. (Although out of print, it is available online at www.cs.washington.edu/homes/lazowska/qspr/) Lebeck, A. R., and D. A. Wood [1994]. "Cache profiling and the SPEC benchmarks: A case study," Computer 27 (February), 15-26. Lee, R. [1989]. "Precision architecture," Computer 22:1 (January), 78-91. Lee, W. V. et al. [2010]. "Debunking the 100X GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU," Proc. 37th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 19-23, 2010, Saint-Malo, France. Leighton, F. T. [1992]. Introduction to Parallel Algorithms and Architectures: Arrays , Trees , Hypercubes , Morgan Kaufmann, San Francisco. Leiner, A. L. [1954]. "System specifications for the DYSEAC," J. ACM 1:2 (April), 57-81. Leiner, A. L., and S. N. Alexander [1954]. "System organization of the DYSEAC," IRE Trans. of Electronic Computers EC-3:1 (March), 1-10.Leiserson, C. E. [1985]. "Fat trees: Universal networks for hardware-efficient supercomputing," IEEE Trans. on Computers C-34:10 (October), 892-901. Lenoski, D., J. Laudon, K. Gharachorloo, A. Gupta, and J. L. Hennessy [1990]. "The Stanford DASH multiprocessor," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 148-159.Lenoski, D., J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. L. Hennessy, M. A. Horowitz, and M. Lam [1992]. "The Stanford DASH multiprocessor," IEEE Computer 25:3 (March), 21-31. Lee, R., and R. Eckhouse [1989]. Computer Programming and Architecture: The VAX , Digital Press, Boston, LI, K. [1988]. "IVY: A shared virtual memory system for parallel computing," Proc. 1988 Int'l. Conf. on Parallel Processing , Pennsylvania State University Press, University Park, Penn.Li, S., K. Chen, J. B. Brockman, and N. Jouppi [2011]. "Performance Impacts of Nonblocking Caches in Out-of-order Processors," HP Labs Tech Report HPL-2011-65 (full text available at Lim, K., P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt [2008]. "Understanding and designing new system architectures for emerging warehouse-computing environments," Proc. 35th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 21-25, 2008, Beijing, China. Lincoln, N. R. [1982]. "Technology and load trade offs in the creation of a modern supercomputer," IEEE Trans. on Computers C-31:5 (May), 363-376. Lindholm, T., and F. Yellin [1999]. The Java Virtual Machine Specification , 2nd ed., Addison-Wesley, Reading, Mass. (also available online at java.sun.com/docs/books/vm-spec/). Lipasti, M. H., and J. P. Shen [1996]. "Exceeding the dataloff limit via value prediction," Proc. 29th Int'l. Symposium on Microarchitecture , December 2-4, 1996, Paris, France. Lipasti, M. H., C. B. Wilkerson, and J. P. Shen [1996]. "Value locality and load value prediction," Proc. Seventh Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 1-5, 1996, Cambridge, Mass., 138-147. Liptay, J. S. [1968]. "Structural aspects of the System/360 Model 85, Part II: The cache," IBM Systems J. 10, 15-21. Lo, J., L. Barroso, S. Eggers, K. Gharachorloo, H. Levy, and S. Parekh [1998]. "An analysis of database workload performance on simultaneous multithreaded processors," Proc. 25th Annual Int'l. Symposium on Computer Architecture (ISCA) , July 3-14, 1998, Barcelona, Spain, 39-50. Lo, J., S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen [1997]. "Converting threadlevel parallelism into instruction-level parallelism via simultaneous multithreading," ACM Trans. on Computer Systems 15:2 (August), 322-354. Lovett, T., and S. Thakkar [1988]. "The Symmetry multiprocessor system," Proc. 1988 Int'l. Conf. of Parallel Processing , University Park, Penn., 303-310.Lubeck, O., J. Moore, and R. Mendez [1985]. "A benchmark comparison of three supercomputers: Fujitsu VP-200, Hitachi S810/20, and Cray X-MP/2," Computer 18:12 (December), 10-24. Luk, C.-K., and T. C. Wood [1999]. "Automatic compiler-inserted prefetching for pointer-based applications," IEEE Trans. on Computers 48:2 (February), 134-141. Lunde, A. [1977]. "Empirical evaluation of some features of instruction set processor architecture," Communications of the ACM 20:3 (March), 143-152. Luszczek, P., J. J. Dongarra, D. Koester, R. Rabenseifer, B. Lucas, J. Kepner, J. McCalpin, D. Bailey, and D. Takahashi [2005]. "Introduction to the HPC challenge benchmark suite," Lawrence Berkeley National Laboratory, Paper LBNL-57493 (April 25), repositories.cdlb.org/lnbl/LBNL-57493.Maberly, N. C. [1966]. Mastering Speed Reading , New American Library, New York.Magenheimer, D. J., L. Peters, K. W. Pettis, and D. Zuras [1988]. "Integer multiplication and division on the HP precision architecture," IEEE Trans. on Computers 37:8, 980-990. Mahkle, S. A., W. Y. Chen, W. W. Hwu, B. R. Rau, and J. Hennessy [1992]. "Scheduling for VLIW and superscalar processors," Proc. Fifth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 12-15, 1992, Boston, 238-247. Mahkle, S. A., R. E. Hank, J. E. McCormick, D. I. August, and W. W. Hwu [1995]. "A comparison of full and partial vectored execution support for ILP processors," Proc. 22nd Annual Int'l. Symposium on Computer Architecture (ISCA) , June 22-24, 1995, Santa Margherita, Italy, 138-149. Major, J., B. [1989]. "Are queuing models within the grasp of the unwashed?," Proc. Int'l. Conf. on Management and Performance Evaluation of Computer Systems , December 11-15, 1989, Reno, Nev., 831-839.Markstein, P. W. [1990]. "Computation of elementary functions on the IBM RISC System/6000 processor," IBM J. Research and Development 34:1, 111-119. Mathis, H. M., A. E. Mercias, J. D. McCalpin, R. J. Eickemeyer, and S. R. Kunkel [2005]. "Characterization of the multithreading (SMT) efficiency in Power5," IBM J. Research and Development , 49:4/5 (July/September), 555-564. McCalpin, J. [2005]. "STREAM: Sustainable Memory Bandwidth in High Performance Computers," www.cs.virginia.edu/stream/McCalpin, J., D. Bailey, and D. Takahashi [2005]. Introduction to the HPC Challenge Benchmark Suite , Paper LBNL-57493 Lawrence Berkeley National Laboratory, University of California, Berkeley, repositories.cdlb.org/lnbl/LBNL-57493.McCormick, J., and A. Knies [2002]. "A brief analysis of the SPEC CPU2000 benchmarks on the Intel Itanium 2 processor," paper presented at Hot Chips 14, August 18-20, 2002, Stanford University, Palo Alto, Calif.McFarling, S. [1989]. "Program optimization for reducing the cost of branches," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , April 3-6, 1989, Boston, 183-191. McFarling, S. [1993]. Combining Branch Predictors , WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, Calif.McFarling, S., and J. Hennessy [1

