Carolina PCB Exposition November 8th, 2023 Raleigh, NC

Optimizing Parasitic Capacitances in Power Substrates to Lower Common Interference

Presenter: Dr. Douglas C. Hopkins, DCHopkins@ncsu.edu Co-Author: Sourish Sinha, SSinha5@ncsu.edu NC State University

The Laboratory for Packaging Research in Electronic Energy Systems (PREES) PROVIDING "CIRCUIT DESIGN BEYOND THE SCHEMATIC"





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha

Slide 1

SYSTEMS CENTER

Floating and Fixed potential Shielding method on Low Impedance Power Modules

A case for Near Field Low Impedance Shielding Technique



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Novel Integrated Magnetic Field shielding in Power Module



Roland S. TIMSIT, High Speed Electronic Connector Design: A Review of Electrical and Electromagnetic Properties of Passive Contact Elements-Part 1, IEICE Trans. on Electronics, 2008, Vol E91.C, Issue 8, p1178-1191, J-STAGE March 01, 2010.
 M. Kącki, M. S. Rylko, J. G. Hayes and C. R. Sullivan, "Magnetic material selection for EMI filters," 2017 IEEE Energy Conversion Congress and Expo (ECCE), Cincinnati, OH, USA, 2017, pp. 2350-2356



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



ANSYS MAXWELL Magnetostatic Simulation



PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

©2023 sourish s sinha

Slide 4



Silicone Gel

GaN Transistor

Substrate

Top Copper

3D-Stacked Die Power Module with enhanced EMI and Thermal Performance

Single Switch Node 3-Level Converter

Low Parasitics 3D Stacked Die Packaging for: Single Switch Node Converter (SSNC) Double Switch Node Converter (DSNC)



Double Switch Node 2-Level Converter



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Magnetic and Electric Field Shielding for Sgl and Dbl Sw. Node Conv.



Thermal Balancing with Layout



In double-sided power packaging it is critical that die junction temperature be limited to $\leq 125^{\circ}$ C (or $\leq 150^{\circ}$ C for WBG)

Placing dies diagonally that have the highest duty cycle of operation balances the thermal loading on the package and helps in mechanically balancing large stresses.







ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Modifications to Minimize RMS and Peak CM Currents Through Capacitance Optimization





Known Layout Modifications for Capacitance Optimization

Both [1-2] suggest that C_{DC+} & C_{DC-} (DC+ & DC- power supply trace parasitic capacitances) should have a higher value than Switching Node parasitic capacitance, C_{SN} , to reduce CM current.

• This recirculates a portion of baseplate current back into the module.

HOWEVER, this is valid when each ratio of C_{DC+} : C_{SN} and C_{DC-} : $C_{SN} > 1$

The author (SSS) found that the increasing ratios <u>do not show</u> a monotonically decreasing trend to minimize RMS and peak CM currents.

• A frequency domain approach to optimization of capacitance distribution is used for advanced EMI improvement.





- 1. H. Lee, "Design and demonstration of SiC 3D stacked power module with superior electrical parasitics and thermal performances," in PhD Thesis, 2020.
- 2. A. Domurat-Linde and E. Hoene, "Analysis and Reduction of Radiated EMI of Power Modules," in 2012 7th International Conference on Integrated Power Electronics Systems (CIPS), pp. 1–6, 2012.
- 3. N. Christensen, A. B. Jørgensen, D. Dalal, S. D. Sonderskov, S. Bęczkowski, C. Uhrenfeldt, and S. Munk-Nielsen, "Common mode current mitigation for medium voltage half bridge SiC modules," in 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe), pp. P.1–P.8, 2017.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Optimized Capacitance Distribution: via Time Domain Waveforms Simulations were performed varying C_{DC+} and C_{DC-} for a fixed C_{SN} as listed in Table 1. As the values of C_{DC+} and C_{DC-} increase from 37pF to 800pF the peak-to-peak substrate current through C_{SN} decreases from 29.1A to 7.8A.



Sinha, Sourish S., Tzu-Hsuan Cheng, and Douglas C. Hopkins. 2023. "Double-Sided Integrated GaN Power Module with Double Pulse Test (DPT) Verification." Journal of Microelectronics and Electronic Packaging 20 (2): 71–81.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Optimized Capacitance Distribution for $C_{SN} = 93pF$



PARAMETER	VALUES (pF; I(dB))			
C _{DC+} , C _{DC-}	37	400	800	1200
C _{SN}	93			
l (dB)	-25	-26	-35	-31



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Test Evaluation Board with Module Mount and Fabrication of Module



©2023 sourish s sinha

NC STATE UNIVERSITY

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

Slide 12

SYSTEMS CENTER

Experimental Results

- Experiments were conducted with two different ½-Bridge Modules (HBM): optimized and nonoptimized.
- Tests were performed with 400V DC bus with HBM mounted as shown.
- Both HBMs have two GaN Systems 650V/80A dies, three power decoupling capacitors of 4.7nF each, two gate drivers and two gate driver capacitors of 1uF.
- Board mounted power decoupling capacitors of 1.5uF in total were placed at the HBM terminals to boost decoupling action as close as possible to the device pads. The modules were run with 0Ω gate resistance which allowed the highest dv/dt operation of the GaN Power Decoupling Cap switches, and consequently the worst-case CM current to be generated.

Both HBMs use two GaN Systems 650V/80A dies, three power decoupling capacitors of 4.7nF each, two gate drivers and two gate driver capacitors of 1uF.

Parasitic

Parameter

 C_{DC+}

C_{DC}-

C_{SN}



aboratory PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

37 97

> ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha

Slide 13

SYSTEMS CENTER

GaN Syst IPM: 400V/21A, Baseplate Floating, Substrate Current



• Sinha, Sourish S., Tzu-Hsuan Cheng, and Douglas C. Hopkins. 2023. "Double-Sided Integrated GaN Pow er Module with Double Pulse Test (DPT) Verification." Journal of Microelectronics and Electronic Packaging 20 (2): 71–81.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Full Bridge Converter Application under Zero Voltage Switching: 1kW





S. S. Sinha, T. -H. Cheng, K. Parmar and D. C. Hopkins, "Advanced GaN IPM for High-Frequency Converter Applications Enabled with Thin-Substrates," 2023 IEEE Applied Pow er Electronics Conference and Exposition (APEC), Orlando, FL, USA, 2023.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha





Sourish Sankar Sinha, <u>ssinha5@ncsu.edu</u>

Laboratory for Packaging Research in Electronic Energy Systems (PREES)

FREEDM Systems Center, North Carolina State University

1791 Varsity Drive, Suite 100; Raleigh, NC 27606-7571 Tele: 919-513-5929, Fax: 919-513-0405

www.prees.org



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Common Mode Large Signal Model (CM-LSM) of Power Module with Gate Drives & GD Auxiliary Supplies

> Derivation of Large Signal Model Comparison of results with a converter for direct use of values derived from the model in the converter.





Simple Large Signal Model for CM current flow





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Full Converter Circuit with Gate Drives and Auxiliary Power Supply





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Full Large Signal Model for CM current flow





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



CM EMI Spectrum (I_{WIRING} Current)



These peak magnitude and frequency will vary

Power Module Large Signal Model for CM current flow



©2023 sourish s sinha

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS



Test for High Switching Transition Operation (Dr Cheng's)





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



DPT: 400V/61A GaN Systems Die Double Sided Module (80A/650V die: Large surface area)





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha

Slide 24

SYSTEMS CENTER

Transition speed effect due to proposed integrated Auxiliary Power (PS) Supply (through simulation)





Sourish Sankar Sinha, <u>ssinha5@ncsu.edu</u> Laboratory for Packaging Research in Electronic Energy Systems (PREES)

FREEDM Systems Center, North Carolina State University

1791 Varsity Drive, Suite 100; Raleigh, NC 27606-7571 Tele: 919-513-5929, Fax: 919-513-0405

www.prees.org



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



3D Heterogeneous Integration of Power Electronic MicroSystems: used as Auxiliary Power Supply

- Ultra low power and gate loop inductance
- High current density through multilayer interconnects





3D Heterogeneous Integration of Power Electronic MicroSystems 3DHI Power (3DHIP) MicroSystem



Large arrays of small, thin separately-manufactured 3DHIPs

How do we integrate power with the load?

DIS-AGGREGATE & RE-AGGREGATE

Electrical Circuit Topologies:

- 1. Switched Capacitor (Hybrid Topologies)
- 2. Switched Inductor
- 3. Self-Resonant Converters
- 4. (Linear Topologies)

Physical Circuit Topologies:

- 1. Standalone converters
- 2. Disaggregated components per converter
- 3. Clustered converters



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



EE Topology Approach Key Challenges:

- 1. High currents (10A-20A/mm²)
- 2. High bandwidth (ultralow inductances)
- 3. High Efficiency





Source: Sarda Technologies (March, 2018 APEC)

Each allows increased switching speed.

- Interleaved divides current through each die, L and associated interconnects per Ø.
 - Efficiency is increased and thermal stresses reduced
- The 3-Level provides a 2X frequency increase in the inductors, but not current
 - The 3-Level is often used to divide voltage across the semiconductor switches and might be considered for 340V:48V



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Exemplar: Topology Selection In Light Of Packaging Re-evaluating the electrical topology Exemplar Design Requirements



Parameters	Values		
V _i (Input DC Bus)	5V		
V _o (Output)	1V		
Efficiency	> 90%		
Туре	Interleaved Sync Buck		
No. of Phases	4		
Duty	0.21		
l _o (average)	32A (8A per phase)		
Peak L Ripple Current (per Ø)	6.4A (20% of I _o)		
V _o ripple	0.1V (10% of V _o)		

Key Challenges:

- 1. High currents (10A-20A/mm²)
- 2. High bandwidth (ultralow inductances)
- 3. High Efficiency



Exemplar Design Values for 5:1V/32A 4-Ph Interleaved Sync Buck



1. Application Report SLUA887, "Bootstrap Circuitry Selection for Half-Bridge Configurations", Texas Instruments.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Exemplar – 4-Phase Interleaved Buck 3DHIP Converter



PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

©2023 sourish s sinha

Slide 32

SYSTEMS CENTER

3DHIP Layout in Multiple Layers

- Glass interposer has 15µm vias on 30µm pitch (with proven reliable 40µm diameter and 80µm pitch).
- Multi layers of copper spread the current particularly at the die-interconnect interface.





For auxiliary PS of power electronic converter gate drives, to carry 0.5A_{peak} the total area coverage will be merely 0.25 x 0.25 mm² Tas 1 HS switch and 1 LS switch will be required. Including isolations required by auxiliary PS and the secondary side of the converter. The size estimation is approximately 1 x 1mm². Compared to MURATA (12mm x 0.5mm) auxiliary PS of the same rating the size is almost 1/100th.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Exemplar – Frequency of Operation – Limited by inductances







Simulated Gate drive inductance path indicating 595 – 730 pH. Assuming a <u>600pH</u> path inductance at 20% duty cycle for the inverter, this **implies a switching frequency of 83 MHz**

For a 5V/1A_{peak} GaN gate pulse with 600pH loop inductance with a 5% *dt* rise and fall, implies an edge response of 120ps each, or a 2.4ns pulse. At 20% duty cycle the switching frequency is 83.3 MHz (1/12ns), if GaN can respond.



ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Thermal Profiling

- Primary GaN heat is into the PCB or Load and is an issue TBD by application
- Max Cu interconnect temperature (and GaN) is **106°C** with 27°C ambient.
- The 200 μ glass interposer with dense TGVs provides ~0.0 Δ T from SOIC to GaN
 - The 100um thick interposer performed the same
 - Thermal conductivity of Glass without thermal via is 1.3 W/m.K
 - Thermal conductivity of Glass with thermal via (40um diameter and 2D pitch) is 170 W/m.K.
- 3.2W loss distributed across all 96 GaN
 - 26.7mW per device
- PCB manages the 106°C
 - New ERCD laminate at 20W/mK should be considered

h coefficient	465 W/m ² .K (Top Surface)
h coefficient	5 W/m ² .K (Bottom Surface)
Ambient Temperature	27°C





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha



Interconnect Current Density – A challenge for 3DHIP Die are 160um X 280um X 10um with 5um D-S pads along the 280um side 12 dies for upper switch and 28 dies for the lower switch per phase Each phase (of four phases) carries 8A average (for 32A total)

Highest simulated current density was 830 A/mm² at the V12B interconnect & 5um GaN pad forcing GaN die redesign.

3DHP of the future will require GaN Semiconductors to be part of the Heterogeneous Design EcoSystem





ssinha5@ncsu.edu, dchopkins@ncsu.edu ©2023 sourish s sinha







Sourish Sankar Sinha, <u>ssinha5@ncsu.edu</u>

Laboratory for Packaging Research in Electronic Energy Systems (PREES)

FREEDM Systems Center, North Carolina State University

1791 Varsity Drive, Suite 100; Raleigh, NC 27606-7571 Tele: 919-513-5929, Fax: 919-513-0405

www.prees.org



