

FreeRange

**Digital Design
Foundation Modeling
Solutions Manual**

Chapter 1 Exercises (Answers)

1) List and briefly describe the basic definition of digital design.

ANS: Digital design is the act of creating a digital circuit to solve a given problem.

2) Briefly explain why there is no good off-the-shelf textbook for digital design courses.

ANS: Digital design textbooks have not kept up with current technology. They teach concepts that primarily support the easy generation of exam problems. The main problem, however, is that they teach little or no actual digital design concepts. But they do primarily teach stuff that you'll forget ten minutes after you're tested on it.

3) List a few websites where you can purchase inexpensive digital design texts.

ANS: ebay.com, addall.com, alibris.com

4) Briefly describe the main goals of Digital Design Foundation Modeling.

ANS: To provide an approach to teach and describe digital circuits in a uniform and simple manner. DDFM leverages the fact that individual digital circuits are relatively simple to understand at the operational level. DDFM also presents a "structured" approach to digital design in that any digital circuit can be constructed from a set of relatively simple digital modules, which we refer to as digital design foundation modules.

5) Briefly describe the three main types of design.

ANS: Brute Force Design (BFD), Iterative Modular Design (IMD), and Modular Design (MD).

6) Briefly describe the four ways you can control a digital circuit.

ANS: 1) no control, 2) external control, 3) internal control, and 4) circuit control.

Chapter 2 Exercises (Answers)

- 1) The analog world we live in has many people who seem to thrive on the use of digital photography. Practically everyone it has a digital camera, or has the equivalent on his or her cell phone or computer. A conversion from analog to digital occurs somewhere in the camera. Where exactly does this analog-to-digital (ADC) occur? Explain as best you can.

ANS: The conversion occurs at the light sensor. The photons cause charge to collect, the collected charge has a voltage potential, which is an analog value. That voltage is converted to a digital value, which is what the camera uses for its processing. These digital values (representing light intensities of red, blue, and green light) are converted back to analog so they can be displayed on the visual display device (LED, OLED, etc.).

- 2) Although the dimmer effectively provides what a continuous range of light frequencies between the ON and OFF limit, how can it possibly still be digital in nature? Explain as best you can.

ANS: The dimmer works by changing the duty cycle of a pulse width modulated signal. This means that if the light is half bright, the light is only on 50% of the time. You don't notice this because it happens so fast for the human visual system (HVS) to detect.

- 3) In reference to analog and digital cameras, describe the difference between analog zoom and digital zoom.

ANS: The analog zoom is a true zoom and is based on optics in place before the sensor. Digital zoom is a form of digital image processing and happens after the image has already been converted from analog to digital.

- 4) There are analog computers out there. Briefly describe what an analog computer entails. Feel free to look this up online.

ANS: Analog computers use a continuous range of physical attributes rather than the discrete 1's & 0's of digital computers. Stuff like slide rules and old clocks are forms of analog computers.

Chapter 3 Exercises (Answers)

1) Briefly explain the general purpose for a model.

ANS: The general purpose of a model is to describe something.

2) Is there one correct model for anything? Briefly explain your answer.

ANS: There is no one correct model for anything in general. The best model for anything is the model that transfers the most amount of useful information in the fastest manner.

3) Briefly describe the attributes of the “best” model for anything.

ANS: The best model for anything is the model that provides the most useful information for your purposes. If you're hoping for low-level details and get a model with high-level details, it will not be a good model for you.

4) List some of the pros and cons of not having stringent rules regarding basic black box modeling techniques.

ANS: Not having rules allows you the freedom to express models in a way that deem the most clear and the most informative. Having rules prevents you the freedom of expression and causes your soul to slowly die until you want nothing more than to become an academic administrator.

5) One of the themes of this chapter is the hierarchical design approach. Would it be possible to have too many levels for a given design? Explain your answer without being too verbose

ANS: You can have too many levels for a design. The idea is to present designs in an understandable manner; having an inappropriate number of levels reduces the understandability of the model. This means that too many levels or too few levels are equally as problematic in the context of understanding.

Chapter 3 Exercises (Answers)

1) Briefly explain the general purpose for a model.

ANS: The general purpose of a model is to describe something.

2) Is there one correct model for anything? Briefly explain your answer.

ANS: There is no one correct model for anything in general. The best model for anything is the model that transfers the most amount of useful information in the fastest manner.

3) Briefly describe the attributes of the “best” model for anything.

ANS: The best model for anything is the model that provides the most useful information for your purposes. If you're hoping for low-level details and get a model with high-level details, it will not be a good model for you.

4) List some of the pros and cons of not having stringent rules regarding basic black box modeling techniques.

ANS: Not having rules allows you the freedom to express models in a way that deem the most clear and the most informative. Having rules prevents you the freedom of expression and causes your soul to slowly die until you want nothing more than to become an academic administrator.



5) One of the themes of this chapter is the hierarchical design approach. Would it be possible to have too many levels for a given design? Explain your answer without being too verbose

ANS: You can have too many levels for a design. The idea is to present designs in an understandable manner; having an inappropriate number of levels reduces the understandability of the model. This means that too many levels or too few levels are equally as problematic in the context of understanding.


CHAPTER 3 EXERCISES

1


1) (DOG)



(TREE)




(beer)




(BEST FRIEND) See DOG


COMPOST PILE




2) MICROWAVE OVEN





b) (calculator)





c) (TELEVISION)



3) a) INTERNAL COMBUSTION ENGINE (ICE)



b) SODA DISPENSING MACHINE



SOLUTIONS CHAP 4

①

1) HEX IS USED AS A SHORT HAND NOTATION FOR BINARY

2) a) $235500000 = \underline{235.5M}$

b) $45 \times 10^{-4} = 4.5 \times 10^{-3} = \underline{4.5m}$

c) $241.3 \times 10^8 = 24.13 \times 10^9 = \underline{24.13G}$

d) $-33.8 \times 10^{-4} = -3.38 \times 10^{-3} = \underline{-3.38m}$

e) $0.00303 \times 10^{-4} = 303 \times 10^{-9} = \underline{303n}$

f) $0.146 \times 10^8 = 14.6 \times 10^6 = \underline{14.6M}$

g) $0.0000000253 \times 10^4 = 253 \times 10^{-6} = \underline{253\mu}$

h) $8.355 \times 10^7 = 83.55 \times 10^6 = \underline{83.55M}$

3) a) $235500000 = 235 \times 10^6 > 23.55 \times 10^6$
↙ LARGER

b) $4.5m = 4.5 \times 10^{-3}$ $45 \times 10^{-4} = 4.5 \times 10^{-3}$
Equal

c) $241.3M = 241.3 \times 10^6$ $241.3 \times 10^8 = 2.41 \times 10^6$
↖ LARGER

d) -33.8×10^{-6} -33.81×10^{-6}
↖ LARGER

e) $47.4 \times 10^{-6} = 47.4\mu$ $4.74 \times 10^8 =$
↖ LARGER

- 4)
- CAROL 153 Lb ROCK
 - CAROL 153 OZ of WATER
- } SORT OF THE SAME AS STRENGTH UNITLY

5) a) III or ...

b) IIII IIII IIII I or $\begin{matrix} \circ & \circ & \circ \\ \circ & \circ & \circ \end{matrix}$ $\begin{matrix} \circ & \circ & \circ \\ \circ & \circ & \circ \end{matrix}$ $\begin{matrix} \circ & \circ & \circ \\ \circ & \circ & \circ \end{matrix}$.

c) YEAH, RIGHT!

6) 4 $\Rightarrow 2^4 = 16$

8 $\Rightarrow 2^8 = 256$

12 $\Rightarrow 2^{12} = 4096$

7) a) 7 $\Rightarrow 0111_2 \Rightarrow 7_{10}$

b) 9 $\Rightarrow 1001_2 \Rightarrow 9_{10}$

c) 14 $\Rightarrow 1110_2 \Rightarrow E_{16}$

d) 2 $\Rightarrow 0010_2 \Rightarrow 2_{10}$

e) 15 $\Rightarrow 1111_2 \Rightarrow F_{16}$

8) BECAUSE DIGITAL CIRCUITS ARE IMPLEMENTED WITH TRANSISTORS THAT ARE (GENERALLY SPEAKING) ON OR OFF.

9) TOUGH PROBLEM TO WORK

EX: 3 bits \Rightarrow RANGE = $0 \rightarrow 2^3 - 1 \Rightarrow 0 \rightarrow 7$

MIDDLE 2 NUMBERS IN RANGE = 3, 4

CLOSED FORM FORMULA = $\frac{2^{x-1} - 1}{2}, \frac{2^{x-1}}{2}$

TEST IT: 4 bits $\Rightarrow 0-15$ $2^{x-1} - 1 = 7$

$2^{x-1} = 8$



Looks good!

10)

A ₅	B ₃	C ₂	D ₁	#
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}

11) NUM BITS = $\lceil \log_2 X \rceil$ where X is the NUMBER

- a) $\lceil \log_2 3 \rceil = 2$
- b) 6
- c) 8
- d) 8
- e) 12
- f) 8

12) UNIQUE #s = 2^X

- a) $2^6 = 64$ [0, 63]
- b) $2^{10} = 1024$ [0, 1023]
- c) $2^8 = 256$ [0, 255]
- e) $2^9 = 512$ [0, 511]

CHAPTER 4 DESIGN PROBLEMS

1) ORDERED SET OF SYMBOLS: $\{ \#, \otimes, \textcircled{8}, \#, \square, \square, \triangle, \triangle \}$
 DECIMAL SO \rightarrow $\begin{matrix} \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \end{matrix}$

Example #'s $\square \# \# . \triangle \triangle$

$\textcircled{8} . \square \square$

$\otimes \textcircled{8} \square \triangle \triangle \triangle$

Example conversion to decimal

$8^2 \quad 8^1 \quad 8^0 \quad 8^{-1} \quad 8^{-2}$

$\square \# \# . \triangle \triangle$

Solution: $4 \times 8^2 + 0 \times 8^1 + 3 \times 8^0 + 7 \times 8^{-1} + 6 \times 8^{-2}$

CHAPTER 5 EXERCISES SOLUTIONS

①

1) IT WORKS BASED ON POWERS OF 2; GROUPS OF 5 WOULD NOT WORK.

2) a) $\begin{array}{cccc} 0111 & 1001 & 0001 & \text{BCD to decimal} \\ \hline 7 & 9 & 1 & \Rightarrow \underline{791} \end{array}$

b) $\begin{array}{cccc} 0001 & 0000 & 0011 & 0110_{\text{BCD}} \Rightarrow \underline{1036} \\ 1 & 0 & 3 & 6 \end{array}$

c) $\begin{array}{cccc} 4 & 3 & 7 & 7 \text{ to BCD} \\ \hline 0100 & 0011 & 0111 & 0111_{\text{BCD}} \end{array}$

d) $\begin{array}{cccc} 7 & 0 & 0 & 2 & 3 \text{ to BCD} \\ \hline 0111 & 0000 & 0000 & 0010 & 0011_{\text{BCD}} \end{array}$

e) $4AC_{16}$ to Decimal
 $4 \times 16^2 + 10 \times 16^1 + 12 \times 16^0 = ?$

f) $782B_{16}$ to Decimal
 $7 \times 16^3 + 8 \times 16^2 + 2 \times 16^1 + 11 \times 16^0 = ?$

g) 10110_2 to Decimal
 $2^4 + 2^2 + 2^1 = ?$

h) 101111_2 to Decimal
 $2^5 + 2^3 + 2^2 + 2^1 + 2^0 = ?$

3) a) $11011011_2 * 8 = 11011011000_2$

b) $10110110 \div 16 = 1011.0110_2$

c) 3AB₁₆ × 8

0011 1010 1011₂ × 8 = 0011 1010 1011 000
= 1D58₁₆

d) 4A7F₁₆ ÷ 32

0100 1010 0111 1111₂ ⇒ 010|01010011|111₂
253.F8₁₆

4) 145.801 ; 8 is the lowest value, so
the min radix is 9

5) BA.12 ; B is associated with 11 (eleven) so
the min is 12

6) 100110110₂

15B.B₁₆ ← Greater
0001|0101|1011.1011

1 3 5 . 11₁₆

- 7) 111 ✓
- 000 ✓
- 110 ✓
- 011
- 001
- 100 ✓

111
110
100
000
001
011

ANS

- 8) 0011
- 0110
- ✓1100
- 0111
- ✓1111
- ✓1100 ✓
- 0001

- 1111
- 1110
- 1100

CAN'T BE DONE

9) 00 11 \leftrightarrow 11 00 = A DISTANCE OF 4

10) CROSS OUT 1101

CROSS OUT 10111

11) LEFT COLUMN: ADD 0111

RIGHT COLUMN: ADD 1110

12) RIGHT-MOST AND SECOND FROM LEFT
ARE NOT UDCs

13) a) 3-bit

001
010
100

b) 6-bit

000001
000010
000100
001000
010000
100000

c) 8-bit

00000001
00000010
00000100
00001000
00010000
00100000
01000000
10000000

14) 0X001
0X002
0X004
0X008
0X010
0X020
0X040
0X080
0X100
0X200
0X400
0X800

14) 16-bit one hot code

CODE (BINARY)	Hex Equivalent
0000 0000 0000 0001	0001
0000 0000 0000 0010	0002
0000 0000 0000 0100	0004
0000 0000 0000 1000	0008
TOO BORING TO WRITE ↓	0010
	0020
	0040
	0080
↓	0100
	0200
	0400
	0800
↓	1000
	2000
	4000
	8000

15) 3FD1₁₆ 256 = 16²

ANS: 3F.D1₁₆ MOVE decimal place LEFT 2 spots

16) 101101000100111₂ 32 = 2⁵

ANS: 101101000100111

17) A473.1₁₆

A47310₁₆

18) B321.A2₁₆ x 4096 4096 = 16³

ANS B321A20₁₆

5

$$19) 110110.10_2 \times 64 \quad 64 = 2^6$$

$$\underline{\text{ANS:}} \quad 110110.\underbrace{100000}_\bullet = 110110100000_2$$

$$20) 110.1001_2 \times 256 \quad 256 = 2^8$$

$$\underline{\text{ANS}} \quad 11010010000_2$$

- 1)
- 00000
 - 00010
 - 00110
 - 00100
 - 01100
 - 01000

2)

NUM	BCD	UDC
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	1110
6	0110	1111
7	0111	1011
8	1000	1001
9	1001	1000

3)

NUM	BIN	UDC
0	0000	
1	0001	
2	0010	
3	0011	
4	0100	
5	0101	
6	0110	
7	0111	
8	1000	
9	1001	
10	1010	
11	1011	
12	1100	
13	1101	
14	1110	
15	1111	

4) 00000011
 00001100
 00110000
 11000000

would be a good code
 for a noisy environment

5) 00000011
 00001100
 00011000
 00110000
 01100000
 11000000

* many possible solutions

- 1) THE TRUTH TABLE FORMS THE BASIS OF ITERATIVE DESIGN
- 2) WE START WITH BFD BECAUSE WE NEED TO LEARN TO CRAWL BEFORE WE LEARN TO RUN.
- 3) IT'S "BRUTE FORCE" BECAUSE WE MUST GRIND OUT A SOLUTION ON A LOW LEVEL. THE NOTION OF BRUTE FORCE REFERS TO HOW INEFFICIENT THIS STAGE OF DESIGN IS.
- 4) I CAN'T THINK OF ANY THING BETTER. IF THERE IS A BETTER APPROACH, I WOULD USE IT. LET ME KNOW IF YOU THINK OF SOMETHING BETTER.
- 5) BECAUSE WITH 4-VARIABLES, I'M WORKING WITH A 16-ENTRY TRUTH TABLE. IT GETS REALLY UGLY AFTER THAT. FOR EXAMPLE, A 5-VARIABLE TRUTH TABLE HAS 32 ROWS. 6-VARS = 64 ROWS.

6) (a)

$$F = \bar{B}_2 \bar{B}_1 B_0 + \bar{B}_2 B_1 \bar{B}_0 + B_2 \bar{B}_1 \bar{B}_0 \quad \boxed{\text{SOP}}$$

$$\bar{F} = \bar{B}_2 \bar{B}_1 \bar{B}_0 + \bar{B}_2 B_1 B_0 + B_2 \bar{B}_1 B_0 + B_2 B_1 \bar{B}_0 + B_2 B_1 B_0$$

$$F = (\bar{B}_2 \bar{B}_1 \bar{B}_0) + (\bar{B}_2 B_1 B_0) + (B_2 \bar{B}_1 \bar{B}_0) + (B_2 B_1 \bar{B}_0) + (B_2 B_1 B_0)$$

$$\text{POS} \rightarrow F = (B_2 + B_1 + B_0) \cdot (B_2 + \bar{B}_1 + \bar{B}_0) \cdot (\bar{B}_2 + B_1 + \bar{B}_0) \cdot (\bar{B}_2 + \bar{B}_1 + B_0) \cdot (\bar{B}_2 + \bar{B}_1 + \bar{B}_0)$$

(b)

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C \quad \boxed{\text{SOP}}$$

$$\bar{F} = \bar{A}B\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$

$$F = (A+B+\bar{C}) \cdot (\bar{A}+\bar{B}+C) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+\bar{B}+C) \quad \boxed{\text{POS}}$$

6) (c) $F = \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}Z$
 $\boxed{\text{SOP}} \rightarrow$

$$\bar{F} = \bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}Z$$

$$F = (X+Y+\bar{Z}) \cdot (X+\bar{Y}+\bar{Z}) \cdot (X+\bar{Y}+Z) \cdot (\bar{X}+\bar{Y}+Z) \cdot (\bar{X}+\bar{Y}+\bar{Z})$$

$\boxed{\text{POS}} \rightarrow$

6) (d) $F_1 = \bar{T}\bar{U}\bar{V} + \bar{T}\bar{U}V + T\bar{U}V$
 $\boxed{\text{SOP}}$

$$\bar{F}_1 = \bar{T}U\bar{V} + \bar{T}UV + T\bar{U}\bar{V} + TUV + TUV$$

$$F_1 = (T+\bar{U}+V) \cdot (T+\bar{U}+\bar{V}) \cdot (\bar{T}+U+V) \cdot (\bar{T}+\bar{U}+V) \cdot (\bar{T}+\bar{U}+\bar{V})$$

$$F_2 = \bar{T}U\bar{V} + \bar{T}UV + T\bar{U}\bar{V} + TUV$$

$\boxed{\text{SOP}}$

$$\bar{F}_2 = \bar{T}\bar{U}\bar{V} + \bar{T}\bar{U}V + T\bar{U}\bar{V} + T\bar{U}V$$

$$F_2 = (T+U+V) \cdot (T+U+\bar{V}) \cdot (\bar{T}+U+V) \cdot (\bar{T}+U+\bar{V})$$

$\boxed{\text{POS}}$

$$7) a) F = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

A	B	C	F
0	0	0	1
1	0	0	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$F = (A+B+C)(A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$

$$b) F(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$\bar{F} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$F = (A+B+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+C)$$

$$c) F(X, Y, Z) = \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}Z + XY\bar{Z}$$

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$\bar{F} = \bar{X}\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + \bar{X}YZ + X\bar{Y}Z$$

$$F = (X+Y+Z)(X+\bar{Y}+Z)(X+\bar{Y}+\bar{Z})(\bar{X}+Y+\bar{Z})$$

8 a) $F(R, S, T) = (\bar{R} + \bar{S} + \bar{T})(\bar{R} + S + \bar{T})(\bar{R} + \bar{S} + T)(R + \bar{S} + T)(R + S + \bar{T})$

R	S	T	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$\bar{F} = RST + \bar{R}\bar{S}T + R\bar{S}\bar{T} + \bar{R}S\bar{T} + \bar{R}\bar{S}\bar{T}$$

$$F = \bar{R}\bar{S}T + \bar{R}S\bar{T} + R\bar{S}\bar{T}$$

8 b) $F(A, B, C) = (A + B + C)(A + \bar{B} + C)(A + \bar{B} + \bar{C})(\bar{A} + \bar{B} + C)$

$$\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

8 c) $F(X, Y, Z) = (\bar{X} + \bar{Y} + Z)(\bar{X} + Y + \bar{Z})(X + \bar{Y} + Z)(\bar{X} + Y + \bar{Z})$


$$\bar{F} = XY\bar{Z} + X\bar{Y}Z + \bar{X}Y\bar{Z} + XYZ$$

110 101 010 111


X	Y	Z	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$$F = \bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y}Z + \bar{X}YZ + X\bar{Y}\bar{Z}$$

9 a)



9 b)



CHAPTER 6 EXERCISE SOLUTIONS


$$10) F(A, B, C) = \bar{A}B + AC$$

$$11) \bar{A}\bar{C}\bar{D} + B\bar{D} + A\bar{B}C = F(A, B, C, D)$$

$$12) \bar{A}B + AC = F(A, B, C)$$

$$13) F = AB + \bar{A}\bar{C}$$

14) THE TRUTH TABLE WOULD HAVE 64 ROWS. THIS IS BECAUSE THERE ARE 6 INPUTS, WHICH MEANS THERE ARE 2^6 POSSIBLE UNIQUE COMBINATIONS OF THE 6 INPUTS.




B2	B1	B0	X	Y
0	0	0	1	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	0	1

X ⇒ INPUTS < 3
 Y ⇒ input > 5

$$X = \overline{B2} \cdot \overline{B1} \cdot \overline{B0} + \overline{B2} \cdot \overline{B1} \cdot B0 + \overline{B2} \cdot B1 \cdot \overline{B0}$$

$$Y = B2 \cdot B1 \cdot \overline{B0} + B2 \cdot B1 \cdot B0$$



UGUT!




$B2 = \text{MSB}$
 $B0 = \text{LSB}$

$B2$	$B1$	$B0$	ODD	EVEN
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0


~~ODD~~

$$\text{ODD} = \overline{B2} \overline{B1} B0 + \overline{B2} B1 B0 + B2 \overline{B1} B0 + B2 B1 B0$$

$$\text{EVEN} = \overline{\text{ODD}}$$



3)



A = MSB

B = LSB

A	B	C	AA	BB	CC
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	1	0	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	0	0	1


$$AA = \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$$

$$BB = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

$$CC = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$$


I simply don't feel like drawing it! WAY TOO BIG

4)



A	B	C	out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$$OUT = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C}$$



5)



A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0


A = MSB

C = LSB


$F \leq 4$

$F \neq 0$

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$$



6)



← must be 3-bit output
 Because maximum 4-bit
 storage UNARY value = 4


SAB	BINARY
A B C D	F ₂ F ₁ F ₀
0 0 0 0	0 0 0
0 0 0 1	0 0 1
0 0 1 1	0 1 0
0 1 1 1	0 1 1
1 1 1 1	1 0 0

$$F_2 = A \cdot B \cdot C \cdot D$$

$$F_1 = \bar{A} \cdot \bar{B} \cdot C \cdot D + \bar{A} \cdot B \cdot C \cdot D$$

$$F_0 = \bar{A} \cdot B \cdot C \cdot D + \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$$

7)



OH	BPOS
A B C D	F ₁ F ₀
0 0 0 1	0 0
0 0 1 0	0 1
0 1 0 0	1 0
1 0 0 0	1 1

$$F_1 = \bar{A} \bar{B} \bar{C} \bar{D} + A \bar{B} \bar{C} \bar{D}$$


$$F_0 = \bar{A} \bar{B} \bar{C} \bar{D} + A \bar{B} \bar{C} \bar{D}$$

8)




A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C}$$



9)




A	B	C	F1	F2	F3
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	0	1	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	0	1	1
1	1	1	0	0	1




$$F3 = \bar{A}B\bar{C} + A\bar{B}C + ABC + AB\bar{C}$$

10)

A	B	C	D	G ₀ OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0



$$F = \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + \bar{A}BCD + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD + ABC\bar{D}$$



11)


NUM A B C D	PRIME	P12
0000	1	000
0001	1	000
0010	1	000
0011	1	000
0100	0	1
0101	1	1
0110	0	1
0111	1	1
1000	0	1
1001	0	1
1010	1	1
1011	1	1
1100	0	000
1101	1	000
1110	0	000
1111	0	0



A = MSB
D = LSB

$$F = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$$

12)



$$F = \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + \bar{A}BCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}CD$$

I REFUSE TO DRAW CKT


13)

SW	A	B	C	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



A = MSB
C = LSB

$$F = \bar{S}W\bar{A}\bar{B}\bar{C} + \bar{S}W\bar{A}\bar{B}C + \bar{S}W\bar{A}B\bar{C} + \bar{S}W\bar{A}BC + S\bar{W}\bar{A}\bar{B}\bar{C} + S\bar{W}\bar{A}\bar{B}C + S\bar{W}\bar{A}B\bar{C} + S\bar{W}ABC$$




A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

$$F = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D$$


Chapter Exercises

1) Using the following Boolean equation to complete the accompanying timing diagram.



A=MSB

2) Using the following Boolean equation to complete the accompanying timing diagram.



A=MSB

3) Does the timing diagram listed below completely define a function? Why or why not? If it does, write both SOP and POS equations that describes the function and provide a circuit diagram in both SOP and POS form that could be used to implement the circuit.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


$\bar{F} = \bar{A}\bar{B}C + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$ (SOP)

$\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$

$F = (A+B+C)(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)$ POS

TOO LONG TO DRAW CKT DIAGRAM

A=MSB




index →
A=MSB

6 0 4 0 5 7 2 6 7 1 3

4) The following timing diagram may completely model a function.

- If the timing diagram defines a function, draw a circuit diagram for the function in reduced form. *You don't know this yet*
- If the timing diagram does not define a function, explicitly describe why it does not.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




7 2 1 3 0 4 5 6 5

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

TOO LONG TO DRAW CKT

5) Consider the previous problem... can you safely state which of the inputs variables is the MSB or LSB? Be sure to provide a complete explanation. *NO, you can't. But... AS LONG AS YOU ARE CONSISTENT, IT DOES NOT MATTER*

6) Does the timing diagram listed below completely define a function? Why or why not? If it does, write both SOP and POS equations that describes the function and provide a circuit diagram in both SOP and POS form that could be used to implement the circuit.




INDEX → 6 0 4 0 5 7 2 6 7 1 3

A=MSB

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC \quad (SOP) \quad F = (A+B+C)(A+\bar{B}+\bar{C})(A+\bar{B}+C)(A+B+C) \quad (POS)$$


ABC	F
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	0
1 0 1	1
1 1 0	1
1 1 1	1

- 7) Consider the previous problem... how does the ordering of the labels of A, B, and C change the outcome of the problem? Be sure to provide a complete explanation. **THE ORDER DOES NOT MATTER SO LONG AS YOU ARE CONSISTENT IN CONSIDERING POSITIONS.**
- 8) Does the timing diagram listed below completely define a function? Why or why not? If it does, write both SOP and POS equations that describes the function and provide a circuit diagram in both SOP and POS form that could be used to implement the circuit.




- 9) In your own words, under what conditions could the timing diagram of the previous problem ever be used in a real circuit setting? **A CIRCUIT THAT DOES NOT REQUIRE A STABLE output.**

- 10) If the following timing diagram completely specifies a function, write a Boolean expression for that function.




- 11) If the following timing diagram completely specifies a function, write a Boolean expression for that function.



not A Function!


"010" is missing: not a function

12) Does the following signal completely specify a Boolean function? Briefly explain why or why not.




ABC	F
000	1
001	1
010	?
011	0
100	1
101	0
110	0
111	0


13) Complete the following timing diagram for the F output based on the given circuit.



ABC	F
000	1
001	0
010	0
011	1
100	1
101	0
110	0
111	0



14) For this problem, consider the input variables to be A, B, and C and the outputs to be F1 and F2. The timing diagram below completely described functions F1 and F2. Write a Boolean expressions that describe F1 and F2




$$F1 = \bar{A}\bar{B}C + \bar{A}BC$$

$$F2 = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

- 15) For this problem, consider the input variables to be A, B, and C and the outputs to be F1 and F2. The timing diagram below completely describes functions F1 and F2. Write a Boolean expressions that describe F1 and F2.

$$F_1(ABC) = \sum(3,4) = \bar{A}BC + A\bar{B}\bar{C}$$



index →

1 5 7 0 3 6 0 2 7 5 4 0 2

$$F_2(ABC) = (0,3,4,7) = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

- 16) The following timing diagram may completely model a function.




7 2 1 3 0 4

NOT A FUNCTION!

- 17) For those aspiring digital designers on drugs, state whether the timing diagram listed below completely defines a function. Why or why not? Does anyone really freaking care?


output changed without input change



cool!

Design Problems

- 1) Design a circuit whose output represents a square of the input. For this problem, describe your design using SOP or POS equations. Also, waste yet even more time by completing the timing diagram listed below.



- 2) Design a digital circuit that will be used by the head of a typical committee in academia. The input labeled "A-HOLE" is the head of the committee; the other two committee members are labeled "GOOD1" and "GOOD2". Being a typical head of a committee, the chairman of the committee has commissioned you to build this circuit in order to better serve himself. The committee has a set of switches that are used for a "secret" vote. Your mission is to modify the circuit inputs such that there is always a majority in any way the head of the committee votes. Provide a truth table and equations for your circuit; also, complete the following timing diagram in order to prove that you may know what you're doing.

SEE NEXT PAGE

X2	X1	X0	B5	B4	B3	B2	B1	B0
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1

$$B5 = X2 X1 \bar{X0} + X2 X1 X0$$


$$B4 = X2 \bar{X1} \bar{X0} + X2 \bar{X1} X0 + X2 X1 X0$$

$$B3 = \bar{X2} X1 X0 + X2 \bar{X1} X0$$

$$B2 = \bar{X2} X1 \bar{X0} + X2 X1 \bar{X0}$$

$$B1 = 0$$

$$B0 = X2 X1 X0 + X2 X1 \bar{X0} + \bar{X2} X1 X0 + X2 X1 X0$$



A	G1	G2	A'	G1'	G2'
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	1	1	1

} two zeros = majority
 } two ones = majority

$$A' = A$$

$$G1' = \overline{A}G1\overline{G2} + \overline{A}G1G2 + AG1G2$$

$$\overline{G2'} = \overline{A}\overline{G1}\overline{G2} + \overline{A}G1\overline{G2} + AG1\overline{G2}$$

$$G2' = (A + G1 + G2)(A + \overline{G1} + \overline{G2})(\overline{A} + \overline{G1} + G2)$$

CHAPTER 8 EXERCISES

- 1) LEAVING INPUTS FLOATING HAS 2 MAIN ISSUES:
 - a) NOT CONNECTING THEM COULD AFFECT CIRCUIT OPERATION
 - b) IT WILL MAKE PEOPLE WONDER IF YOU SIMPLY FORGOT TO COMPLETE THE CIRCUIT OR INTENTIONALLY DID NOT CONNECT INPUTS


- 2) A 10-BIT RCA WOULD HAVE 2 10-BIT INPUTS. SO THERE WOULD BE $10+10 = 20$ TOTAL INPUTS. SO A TRUTH TABLE WOULD HAVE 2^{20} ROWS

- 3) LOOK AHEAD MEANS THAT YOU DON'T HAVE TO WAIT FOR THE CARRY TO RIPPLE THROUGH ALL THE BITS UNTIL THE ANSWER IS "READY".

- 4) THE CARRY FROM LOWER BITS "WORKS ITS WAY", OR RIPPLES, TO THE UPPER BITS AS NEEDED.

Chapter Exercises

- 1) Briefly describe why we should always connect all unused input signals to either power or ground in all digital designs. In other words, why do we not want to “leave inputs hanging” or “leave inputs floating”.
- 2) If you were to design a 10-bit RCA using the BFD approach, briefly explain how many rows with the associated truth table have?
- 3) There are adders out there that fall into the category of “look ahead carry” adders. Briefly explain why these would output a result faster than a RCA.
- 4) In your own words, briefly explain how the RCA got its name.
- 5) Complete the timing diagram shown below considering the given schematic symbol.



$$\begin{array}{r}
 1011 \\
 1110 \\
 \hline
 1001
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 1011 \\
 \hline
 0101
 \end{array}$$


CHAPTER 8 DESIGN PROBLEM

1




TO ENSURE THE OUTPUT IS ALWAYS VALID, THE WIDTH OF THE OUTPUT MUST BE 1 BIT WIDER THAN INPUT


No Control




THE Co BECOMES THE MSB



No Control




WHEN THERE IS A CARRY OUT THE SUM OUTPUT IS NOT VALID; OTHERWISE IT IS




TO ENSURE SUM OUTPUT IS VALID IT MUST BE 9-BITS WIDE.

THE Co BECOMES THE MSB OF THE 9-bit OUTPUT

No Control



4)





5)





OUTPUT WIDTH MUST BE 10-bits IN ORDER FOR THE OUTPUT TO BE VALID.

NO Control







NO control



NO control




8)





NO control

↑ must be 3 bits wider for valid result




↑ Append a MSB of '0' (zero "stuffing")

9)




NO control

10)




NO control


11)




EXTERNAL CONTROL





12)




EXTERNAL CONTROL



13)




14)



A	B	Sum	Co
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

cin	A	B	Sum	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



CHAPTER 9 EXERCISES

1) IF YOU DID NOT LIST ALL INDEPENDENT VARIABLES, YOU WOULD NOT KNOW THE PROPER FORM OF STANDARD SOP & POS FORMS

- 2) a) one form uses less hardware to implement a circuit thus saving money & power, & board space
 b) you may have a bunch of one-type of logic chip you need to use
 c) your boss told you to do it one way or another

3) a)
$$\bar{F} = \bar{B}_2 \bar{B}_1 \bar{B}_0 + \bar{B}_2 B_1 B_0 + B_2 \bar{B}_1 B_0 + B_2 B_1 \bar{B}_0 + B_2 B_1 B_0$$

$$F = \underline{(B_2 + B_1 + B_0)(\bar{B}_2 + \bar{B}_1 + \bar{B}_0)(\bar{B}_2 + B_1 + B_0)(B_2 + \bar{B}_1 + B_0)(B_2 + B_1 + \bar{B}_0)}$$

b)
$$\bar{F} = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$F = \underline{(A+B+C)(\bar{A}+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)}$$

c)
$$\bar{F} = \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy\bar{z}$$

$$F = \underline{(x+y+z)(x+y+\bar{z})(x+\bar{y}+z)(\bar{x}+\bar{y}+z)(\bar{x}+\bar{y}+\bar{z})}$$

d)
$$\bar{F}_1 = \bar{t}\bar{u}\bar{v} + \bar{t}u\bar{v} + t\bar{u}\bar{v} + t\bar{u}v + tuv$$

$$F_1 = \underline{(t+\bar{u}+v)(t+\bar{u}+\bar{v})(\bar{t}+u+v)(\bar{t}+u+\bar{v})(\bar{t}+\bar{u}+\bar{v})}$$

$$\bar{F}_2 = \bar{t}\bar{u}\bar{v} + \bar{t}u\bar{v} + t\bar{u}\bar{v} + t\bar{u}v$$

$$F_2 = \underline{(t+u+v)(t+u+\bar{v})(\bar{t}+u+v)(\bar{t}+u+\bar{v})}$$

4)

ABC	(a)	(b)	(c)
XYZ			
000	1	0	0
001	0	1	1
010	0	1	0
011	1	0	0
100	0	1	1
101	1	1	0
110	1	0	1
111	0	1	1

a) $\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 $F = (A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$

b) $\bar{F} = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$
 $F = (A+B+C)(A+\bar{B}+C)(\bar{A}+\bar{B}+C)$

c) $\bar{F} = \bar{X}\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$
 $F = (X+Y+Z)(X+\bar{Y}+Z)(X+\bar{Y}+\bar{Z})(\bar{X}+Y+\bar{Z})$

5

rst	a	b	c
ABC			
XYZ			
000	0	0	1
001	0	1	1
010	1	0	0
011	1	0	1
100	0	1	1
101	0	1	0
110	1	0	0
111	0	1	0

5) a) $\bar{F} = \underset{7}{rst} + \underset{5}{r\bar{s}t} + \underset{4}{r\bar{s}\bar{t}} + \underset{2}{\bar{r}st} + \underset{0}{\bar{r}\bar{s}\bar{t}}$
 $F = \bar{r}\bar{s}\bar{t} + \bar{r}st + r\bar{s}\bar{t}$


← these are the rows with 0s

b) $\bar{F} = \underset{0}{\bar{A}\bar{B}\bar{C}} + \underset{2}{\bar{A}B\bar{C}} + \underset{3}{\bar{A}BC} + \underset{6}{A\bar{B}\bar{C}}$
 $F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$

c) $\bar{F} = \underset{6}{x\bar{y}\bar{z}} + \underset{5}{x\bar{y}z} + \underset{2}{\bar{x}y\bar{z}} + \underset{7}{x\bar{y}z}$
 $F = \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z}$


6) A) $F = A\bar{B} + \bar{A}C$
 $= A\bar{B}(C + \bar{C}) + \bar{A}C(B + \bar{B})$
 $A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}B\bar{C} = \sum(0, 2, 4, 5)$
 $= \prod(1, 3, 6, 7)$

$\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 $F = (A + B + C)(A + \bar{B} + \bar{C})(\bar{A} + \bar{B} + C)(\bar{A} + B + \bar{C})$



b) $F = (A + \bar{C})(A + B + \bar{C})(\bar{B} + \bar{C})$
 $\bar{F} = \bar{A}C + \bar{A}\bar{B}C + BC$
 $\bar{F} = \bar{A}C(B + \bar{B}) + ABC + BC(A + \bar{A})$
 $= \bar{A}BC + \bar{A}\bar{B}C + \cancel{ABC} + ABC + \bar{A}\bar{B}C = \sum(1, 3, 7)$
 $\bar{F} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$ $\prod(0, 2, 4, 5, 6)$

$F = (A + B + C)(A + \bar{B} + C)(\bar{A} + B + C)(\bar{A} + B + \bar{C})(\bar{A} + \bar{B} + C)$




7) $\bar{F} = (A+B)(\bar{A} + \bar{C})$

$F = \bar{A}B + AC$

$= \bar{A}B(0+\bar{C}) + AC(B+\bar{B})$; expand to standard SOP

$= \bar{A}BC + \bar{A}B\bar{C} + ABC + A\bar{B}C$



8) $\bar{F}(rst) = rst + r\bar{s}t + r\bar{s}\bar{t} + \bar{r}st + \bar{r}\bar{s}\bar{t}$

$\bar{F} = \sum (0, 2, 4, 5, 7)$

$F = \sum (1, 3, 6)$

$\bar{F} = \prod (0, 2, 4, 5, 7)$

9) a) $\bar{F} = rst + r\bar{s}t + r\bar{s}\bar{t} + \bar{r}st + \bar{r}\bar{s}\bar{t}$

$F = \prod (0, 2, 4, 5, 7)$

$F = \sum (1, 3, 6)$

b) $\bar{F} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C}$

$F = \prod (0, 3, 6, 7) \quad F = \sum (1, 4, 5, 2)$

c) $\bar{F} = x\bar{y}\bar{z} + x\bar{y}z + \bar{x}y\bar{z} + x\bar{y}z$

$F = \prod (2, 5, 6, 7) \quad F = \sum (0, 1, 3, 4)$

$$10) F3 = \overline{A}BC + A\overline{B}C + A\overline{B}\overline{C} + AB\overline{C} \quad (SOP)$$

$$F3 = \Pi(0, 1, 2, 7)$$

$$\overline{F3} = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}C + ABC$$

$$F3 = (A+B+C)(A+B+\overline{C})(A+\overline{B}+C)(\overline{A}+\overline{B}+\overline{C}) \quad (POS)$$

$$F4 = \sum(0, 1, 3, 5)$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}B\overline{C} + A\overline{B}C \quad (SOP)$$

$$F4 = \Pi(2, 4, 6, 7)$$

$$\overline{F4} = \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + ABC$$

$$F4 = (A+\overline{B}+C)(\overline{A}+B+C)(\overline{A}+\overline{B}+C)(\overline{A}+\overline{B}+\overline{C}) \quad POS$$

$$F5 = \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} \quad (SOP)$$


$$F5 = \Pi(1, 3, 5, 7, 10, 11, 14, 15)$$

$$\overline{F5} = \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$$

$$F5 = (A+B+C+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D})(A+\overline{B}+\overline{C}+\overline{D})(A+\overline{B}+\overline{C}+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D}) \quad POS$$

CHAPTER 9 DESIGN PROBLEMS

1)



A	B	F1	F2	F3
0	0	0	1	0
0	0	1	0	0
0	0	1	0	0
0	0	1	0	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	0	0
1	0	1	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	0	0
1	1	1	0	0
1	1	0	0	0
1	1	0	1	0
1	1	0	1	0

$$F3 = F1 \cdot F2$$

$$\bar{F1} = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD$$

$$F1 = (A+B+C+D)(A+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+\bar{D})$$

POS IS A SHORTER EQUATION

$$F2 = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}BC\bar{D} + \bar{A}BCD$$

SOP IS SHORTER (SO I WANT TO DO POS)

$$F3 = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D \quad (\text{SOP}) \quad (\text{MEM SHORTER})$$

NO CONTROL

2)

A	B	C	D	FA	FB	FC	FD
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	1	0
1	1	1	1	1	0	1	0



$$FA = \Pi(0, 1, 2, 3, 4, 5, 6, 7, 8)$$

$$FB = \Pi(0, 1, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15)$$

$$FC = \Pi(0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13)$$

$$FD = \Pi(0, 1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)$$


NO CONTROL

THERE'S NO WAY IM DRAWING THE CIRCUITS!


CHAPTER 10 EXERCISES

- 1) THEY ONLY HAVE 2 INPUTS BECAUSE THAT IS HOW THEY ARE DEFINED.
- 2) THEY ARE NOT FUNCTIONALLY COMPLETE BECAUSE THEY CAN'T BE CONFIGURED TO PERFORM A COMPLEMENT FUNCTION
- 3) NO; THEY CAN'T PERFORM AND & OR FUNCTIONS, THOUGH THEY CAN PERFORM COMPLEMENT FUNCTIONS


4) **NOR**




5) **NAND**



6)





7)



8)


A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


x)  inverter

 BUFFER

9)

A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	0

 BUFFER

 INVERTER

10)

$$F1 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + \bar{A}B\bar{C}$$

$$= \bar{A}\bar{B}(C + \bar{C}) + AB(C + \bar{C}) + \bar{A}B\bar{C}$$

$$= \bar{A}\bar{B} + AB + \bar{A}B\bar{C}$$

$$= \underline{\bar{A} \oplus B} + \bar{A}B\bar{C}$$

$$F2 = ABC + \bar{A}BC + A\bar{B}C$$

$$= C(\bar{A}B + AB) + A\bar{B}C$$

$$= \underline{C(A \oplus B) + A\bar{B}C}$$

$$F3 = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C$$

$$= \bar{A}B(C + \bar{C}) + A\bar{B}(C + \bar{C})$$

$$= \bar{A}B + A\bar{B}$$

$$= \underline{A \oplus B}$$

11) XOR & XNOR GATES ARE ONLY DEFINED FOR 2 INPUTS.
AND-TYPE & OR TYPE GATES ARE DEFINED FOR 2 OR MORE INPUTS

AND GATE: OUTPUT IS HIGH ^{ONLY} WHEN ALL INPUTS ARE HIGH.
OTHERWISE OUTPUT IS LOW

OR GATE: OUTPUT IS LOW ONLY WHEN ALL INPUTS ARE LOW
OTHERWISE OUTPUT IS HIGH

1)

A	B	C	locked
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



$$\begin{aligned}
 \text{locked} &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}\bar{C}(B+\bar{B}) + AC(B+\bar{B}) \\
 &= \bar{A}\bar{C} + AC \\
 &= \overline{A \oplus C} \quad (\text{OR } A \odot C)
 \end{aligned}$$

No control

2)

A	B	C	WAT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



$$\begin{aligned}
 \text{WAT} &= \bar{A}BC + A\bar{B}C + AB\bar{C} \\
 &= \bar{A}BC + A(\bar{B}C + B\bar{C}) \\
 &= \bar{A}BC + A(B \oplus C)
 \end{aligned}$$

No control

1) a) $F(A, B, C) = \overline{A}BC + A\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C$

AND/OR

$\overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}C$

$(\overline{A}\overline{B}C) (\overline{A}B\overline{C}) (A\overline{B}\overline{C}) (A\overline{B}C)$

NAND/NAND

$(A+B+C) (A+B+\overline{C}) (\overline{A}+B+C) (\overline{A}+\overline{B}+C)$

OR/NAND

$\overline{(A+B+C)} + \overline{(A+B+\overline{C})} + \overline{(\overline{A}+B+C)} + \overline{(\overline{A}+\overline{B}+C)} = \text{NOR/OR}$

$\overline{F}(ABC) \sum (0, 1, 4, 6) = \prod (2, 3, 5, 7)$

$\overline{F} = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$

$F = \overline{(A+\overline{B}+C)} (\overline{A+B+\overline{C}}) (\overline{\overline{A}+B+\overline{C}}) (\overline{\overline{A}+\overline{B}+C})$

OR/AND

$F = \overline{(A+\overline{B}+C)} (\overline{A+\overline{B}+\overline{C}}) (\overline{\overline{A}+B+\overline{C}}) (\overline{\overline{A}+\overline{B}+\overline{C}})$

$F = \overline{(A+\overline{B}+C)} + \overline{(A+\overline{B}+\overline{C})} + \overline{(\overline{A}+B+\overline{C})} + \overline{(\overline{A}+\overline{B}+\overline{C})}$

NOR/NOR


$F = (\overline{A}B\overline{C}) + (\overline{A}B\overline{C}) + (\overline{A}B\overline{C}) + (\overline{A}B\overline{C})$

AND, NOR


$F = (\overline{A}\overline{B}\overline{C}) (\overline{A}\overline{B}C) (\overline{A}B\overline{C}) (\overline{A}B\overline{C})$

NAND/AND

b.)



OR FORM OF NAND GATE



AND FORM OF NOR GATE

2) SHOW all four AND/OR related form of the following EQUATION:
 $F(A, B, C, D) = A\bar{B}C + \bar{B}D + \bar{A}BD$

$$A\bar{B}C + \bar{B}D + \bar{A}BD = \text{AND/OR}$$

$$\overline{A\bar{B}C + \bar{B}D + \bar{A}BD} =$$

$$\overline{(A\bar{B}C)(\bar{B}D)(\bar{A}BD)} = \text{NAND/NAND}$$

$$\overline{(\bar{A} + B + \bar{C})(B + \bar{D})(A + \bar{B} + \bar{D})} = \text{OR/NAND}$$

$$\overline{(\bar{A} + B + \bar{C}) + (B + \bar{D}) + (A + \bar{B} + \bar{D})} = \text{NOR/OR}$$

3) SHOW all four OR/AND related forms for the following EQUATION:
 $F(A, B, C, D) = (B + C + \bar{D})(\bar{A} + \bar{C})(A + \bar{B} + \bar{D})$

$$(B + C + \bar{D})(\bar{A} + \bar{C})(A + \bar{B} + \bar{D}) = \text{OR/AND}$$

$$\overline{(B + C + \bar{D})(\bar{A} + \bar{C})(A + \bar{B} + \bar{D})} =$$

$$\overline{(B + C + \bar{D}) + (\bar{A} + \bar{C}) + (A + \bar{B} + \bar{D})} = \text{NOR/NOR}$$

$$\overline{(\bar{B}\bar{C}D) + (AC) + (\bar{A}BD)} = \text{AND/NOR}$$

$$\overline{(\bar{B}\bar{C}D)(AC)(\bar{A}BD)} = \text{NAND/AND}$$

4) SHOW all four AND/OR related forms of the following EQ
 $F(A, B, C, D) = \overline{(A + \bar{B})(\bar{A} + \bar{C})(\bar{B} + C + \bar{D})}$

Problem is stated in OR/NAND form

$$\overline{(A + \bar{B}) + (\bar{A} + \bar{C}) + (\bar{B} + C + \bar{D})} = \text{NOR/OR}$$

$$\overline{(\bar{A}B)(AC)(B\bar{C}D)} = \text{AND/AND}$$

$$\overline{(\bar{A}B)(AC)\bar{B}\bar{C}D} = \text{NAND/NAND}$$

5) SHOW ALL FOUR DR/AND TYPE FORMS OF THE FOLLOWING EQUATION

$$F(A, B, C, D) = (\overline{B}D) (\overline{A}\overline{D}) (\overline{B}C\overline{D}) \quad \boxed{\text{NAND/AND}}$$

Problem Given in NAND/AND Form

$$(B+\overline{D})(\overline{A}+D)(\overline{B}+\overline{C}+D) \quad \boxed{\text{OR/AND}}$$

$$\overline{(B+\overline{D}) + (\overline{A}+D) + \overline{B}+\overline{C}+D} \quad \boxed{\text{NOR/NOR}}$$




$$\overline{(\overline{B}D) + (\overline{A}\overline{D}) + (\overline{B}C\overline{D})} \quad \boxed{\text{AND/NOR}}$$

6) DRAW A CIRCUIT FOR THE FOLLOWING EQUATIONS USE ONLY NAND GATES & INVERTERS

a) $F(x, y, z) = xy + x\overline{y}z + \overline{y}z$

b) $F(A, B, C) = \overline{B}\overline{C} + A\overline{B}C + \overline{A}C$

c) $F(A, B, C) = ABC\overline{C} + A\overline{B}C + \overline{A}BC$






7) DRAW A CIRCUIT FOR FOLLOWING EQUATIONS USING ONLY NOR GATES & INVERTERS


a) $F(A, B, C) = (A + \bar{B})(\bar{A} + C)(A + B + \bar{C})$

b) $F(X, Y, Z) = (X + Y + \bar{Z})(X + \bar{Z})(Y + \bar{Z})$

c) $F(A, B, C) = (\bar{A})(A + B)(A + \bar{B} + \bar{C})$



8) SHOW THE FOUR COMMON BOOLEAN EQUATION FORMS OF THE FOLLOWING CIRCUITS



a) same:

FIND SOME

8) a) $F(A,B,C,D) = \overline{A}\overline{C}\overline{D} + B\overline{D} + A\overline{B}C$ (AND/OR)

$$\frac{\overline{A}\overline{C}\overline{D} + B\overline{D} + A\overline{B}C}{(\overline{A}\overline{C}\overline{D}) (B\overline{D}) (A\overline{B}C)}$$
NAND/NAND

$$(A+C+D) (\overline{B}+\overline{D}) (\overline{A}+B+\overline{C})$$
OR/NAND

$$\overline{(A+C+D)} + \overline{(\overline{B}+\overline{D})} + \overline{(\overline{A}+B+\overline{C})}$$
NOR/OR

b) $F(A,B,C) = \overline{A}B + AC$ (AND/OR)

$$= \overline{(\overline{A}B + AC)}$$

$$= \overline{(\overline{A}B)} (\overline{AC})$$
NAND/NAND

$$= \overline{(A+B)} (\overline{A+C})$$
OR/NAND

~~c) $F(A,B,C,D) = AB + CD$ AND/OR~~

~~$$= \overline{AB + CD}$$

$$= \overline{AB} (\overline{CD})$$
NAND/NAND~~

~~$$= \overline{(A+B)} (\overline{C+D})$$
OR/NAND~~

~~$$= \overline{(A+B)} + \overline{(C+D)}$$
NOR/OR~~

9) a) $F(A, B, C) = (A + \bar{B})(\bar{A} + \bar{C})$ OR / AND

$$\frac{\overline{(A + \bar{B})(\bar{A} + \bar{C})}}{\overline{(A + \bar{B})} + \overline{(\bar{A} + \bar{C})}}$$
NOR / NOR

$$\overline{(\bar{A} B) + (A C)}$$
AND / NOR

$$\overline{(\bar{A} B)} (\overline{A C})$$
NAND / AND

b) $F = (A + \bar{C})(A + B + \bar{C})(B + \bar{C})$ OR / AND

$$\frac{\overline{(A + \bar{C})(A + B + \bar{C})(B + \bar{C})}}{\overline{(A + \bar{C})} + \overline{(A + B + \bar{C})} + \overline{(B + \bar{C})}}$$
NOR / NOR

$$\overline{(\bar{A} C) + (\bar{A} \bar{B} C) + (B C)}$$
AND / NOR


$$\overline{(\bar{A} C)} (\overline{\bar{A} \bar{B} C}) (\overline{B C})$$
NAND / AND

CHAPTER 11 Design Problems

1)

A	B	C	D	EV4	GTZLTI1
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	1	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	1	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

ABCD
A = MSB



NO-control

a) $EV4 = \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D}$

$= \overline{(\bar{A}B\bar{C}\bar{D}) + (A\bar{B}\bar{C}\bar{D}) + (AB\bar{C}\bar{D})}$ NAND GATES

$GTZLTI1 = \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$

$= \overline{(\bar{A}B\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{A}B\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{A}B\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{A}B\bar{C}D)(\bar{A}B\bar{C}\bar{D})}$

NAND/NAND

b) $EV4 = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$

$+ \bar{A}B\bar{C}D + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$

$EV4 = \frac{(A+B+C+D)(A+B+C+\bar{D})(A+B+\bar{C}+D)(A+B+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)}{(A+\bar{B}+\bar{C}+\bar{D})(A+\bar{B}+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+\bar{D})}$

$(\bar{A}+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+D)$ NOR/NOR

$GTZLTI1 = (\bar{A}\bar{B}\bar{C}\bar{D})(\bar{A}\bar{B}\bar{C}D)(\bar{A}\bar{B}C\bar{D})(\bar{A}\bar{B}CD)(\bar{A}B\bar{C}\bar{D})(\bar{A}B\bar{C}D)(\bar{A}B\bar{C}\bar{D})(\bar{A}B\bar{C}\bar{D})$

$= (A+B+C+D)(A+B+C+\bar{D})(A+B+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)$

$(\bar{A}+\bar{B}+\bar{C}+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+\bar{D})$ NOR/NOR

CHAPTER 12 Exercises

①

1)

# Bits	UNSIGNED BINARY RANGE	SIGNED BINARY RANGE (2's)
4	0-15	[-8, 7]
6	0-63	[-32, 31]
8	0-255	[-128, 127]
10	0-1023	[-512, 511]
11	0-2047	[-1024, 1023]
12	0-4095	[-2048, 2047]
14	0-16383	[-8192, 8191]
15	0-32767	[-16384, 16383]
16	0-65535	[-32768, 32767]

2) a) $1110\ 1110_2$ or $0000\ 0010_2$
 $0001\ 0010_2$

b) $1000\ 1101_2$ or $0111\ 0111_2$
 $0111\ 0011$

c) $1110\ 1110_2$ or $0001\ 0011_2$
 $0001\ 0010$

3) a) $1110\ 0001_2$ SM \Rightarrow $0110\ 0001_2 = \text{mag}$

$1001\ 1101_{\text{DEC}}$ \Rightarrow $0110\ 0010_2 = \text{mag}$

$1001\ 1100_{\text{DEC}}$ \Rightarrow $0110\ 0100_2 = \text{mag}$
 Largest magnitude

b) $1001\ 1110_{\text{SM}}$ \Rightarrow $0110\ 0001_2$

$1000\ 1101_{\text{DEC}}$ \Rightarrow $0111\ 0010_2$
 Largest $1001\ 1111_{\text{DEC}}$ \Rightarrow $0111\ 0001_2$

4) a) $B4_{16} = 10110100_{SM} \Rightarrow 00110100_2$ (MSB)
 $CC_{16} = 11001100_{DRC} \Rightarrow 00110011_2$ (MSB)
 $D1_{16} = 11010001_{RC} \Rightarrow 00101111_2$ (MSB)

b) $F3_{16} = 11110011_{SM} \Rightarrow 01110011_2$ (MSB)
 $EC_{16} = 11101100_{DRC} \Rightarrow 00010011_2$ (MSB)
 $DD_{16} = 11011101_{RC} \Rightarrow 00100011_2$ (MSB)

5) a) $BC_{16} = 10111100_2 \Rightarrow 00111100_2$ SM
 $= 3 \times 16^1 + 12 = \underline{\underline{-60}}$
 $10111100_2 \Rightarrow 01000011_2$ DRC
 $4 \times 16^1 + 3 = \underline{\underline{-67}}$
 $10111100_2 \Rightarrow 01000100_2$ RC
 $4 \times 16^1 + 4 = \underline{\underline{-68}}$

b) $4A_{16} = 01001010_2 = 4 \times 16 + 10 = \underline{\underline{74}}$ (NOT too EXCITING)
 $01001010_2 = 4 \times 16 + 10 = \underline{\underline{74}}$
 $01001010_2 = 4 \times 16 + 10 = \underline{\underline{74}}$

c) $D2_{16} = 11010010_2 = 01010010_2$
 $= 5 \times 16 + 2 = \underline{\underline{-52}}$
 $11010010_2 = 00101101_2 =$
 $= 2 \times 16 + 13 = \underline{\underline{-45}}$
 $11010010_2 \Rightarrow 2 \times 16 + 14 = \underline{\underline{-46}}$
 $00101110_2 \Rightarrow$

$$\begin{aligned}
 \text{b) a) } BC_{16} &= 1011 \underline{1100} \\
 SM &= \underline{-60} \quad -(3 \times 16 + 12) \\
 DRC &= 0100 | 0011 = -67 \\
 RC &= 0100 | 0100 = -68
 \end{aligned}$$

$$\text{b) } 4A_{16} = 0100 \ 1010.$$

$$SM = 74 \quad (4 \times 16 + 10)$$

$$DRC = 74$$

$$RC = 74$$

$$\text{c) } D2_{16} = 1101 \ 0010$$

$$SM = -82$$

$$DRC = 0010 \ 1101 = -45$$

$$RC = 0010 | 1101 = -46$$

$$7) \text{ a) } A7_{16} = \underline{0A7}_{16}$$

$$\text{b) } 4A_{16} = 04A_{16}$$

$$\text{c) } C4_{16} = 0C4_{16}$$

} zero extension

$$8) \text{ a) } AF_{16} \Rightarrow 0AF_{16}$$

$$\text{b) } 4A_{16} \Rightarrow 04A_{16}$$



$$\text{c) } C4_{16} \Rightarrow 0C4_{16}$$

- 9)
- | | | | |
|--------------|---------------|------------|----------------|
| a) $A7_{16}$ | \Rightarrow | $FA7_{16}$ | SIGN Extension |
| b) $4A_{16}$ | \Rightarrow | $04A_{16}$ | ZERO extend |
| c) $C4_{16}$ | \Rightarrow | $FC4_{16}$ | SIGN extend |
| d) 02_{16} | \Rightarrow | 002_{16} | ZERO extend |


- 10)
- | | | | |
|--------------|---------------|------------|-------------|
| a) DE_{16} | \Rightarrow | FDE_{16} | Sign ext |
| b) $3F_{16}$ | \Rightarrow | $03F_{16}$ | zero extend |
| c) $C4_{16}$ | \Rightarrow | $FC4_{16}$ | Sign ext |
| d) 99_{16} | $=$ | $F99_{16}$ | Sign EXT |

~~11)~~


CHAPTER 12 DESIGN PROBLEMS







NO CONTROL



NO CONTROL





- 1) THE ONLY WAY A NUMBER CAN INCREASE IN MAGNITUDE IS IF TWO NUMBERS OF THE SAME SIGN ARE ADDED. SO IF TWO NUMBERS FROM A FIXED RANGE ARE ADDED AND THEIR SIGNS ARE NOT THE SAME, THE MAGNITUDE OF THE NUMBER WILL BECOME SMALLER AND WILL THUS THE RESULT WILL ALWAYS FIT INTO THE RANGE ASSOCIATED WITH THE TWO NUMBERS BEING ADDED.
- 2) IN TERMS OF THIS CHAPTER, OVERFLOW IS A MANUFACTURED TERM ASSOCIATED WITH THE SIGN BITS OF BOTH THE TWO OPERANDS AND THE THE RESULT. OVERFLOW IS USED TO DISCERN THE VALIDITY OF THE RESULT. CARRY-OUT IS A SINGLE BIT ASSOCIATED WITH THE MSB'S OF THE TWO OPERANDS. THE CARRY-OUT ALSO CAN SERVE AS A "BORROW" FOR SUBTRACTION OPERATIONS. IN OTHER WORDS, CARRY OUT AND OVERFLOW ARE DIFFERENT.
- 3) BOTH UNDERFLOW AND OVERFLOW REPRESENT NUMBERS THAT HAVE EXCEEDED THE BOUNDARIES OF A GIVEN RANGE. UNDERFLOW INDICATES THAT YOU HAVE EXCEEDED THE LOWER BOUNDS OF THE RANGE, OR OVERFLOWN THE LOWER BOUNDARY.

#4

FIXED WIDTH IN HARDWARE MEANS THAT THE HARDWARE DOES MATH ASSOCIATED WITH A GIVEN NUMBER OF BIT (THE WIDTH), AND NAT VALUE DOES NOT (AND CANNOT) CHANGE. SO IF YOU ADD 1+1 OR 1000 + 1000, THE OPERATION IS DONE USING THE SAME NUMBER OF BITS

#5

$$\begin{array}{r}
 a) \quad 001100 \\
 + 000011 \\
 \hline
 001111 \\
 \text{no carry: } \underline{\text{valid}}
 \end{array}$$

$$\begin{array}{r}
 b) \quad 0111 \\
 001110 \\
 + 000111 \\
 \hline
 010101 \\
 \text{no carry: } \underline{\text{valid}}
 \end{array}$$

$$\begin{array}{r}
 c) \quad 100101 \\
 + 101010 \\
 \hline
 100111 \\
 \text{CARRY: } \underline{\text{invalid}}
 \end{array}$$

$$\begin{array}{r}
 d) \quad 001000 \\
 + 111100 \\
 \hline
 1000100 \\
 \text{CARRY: } \underline{\text{invalid}}
 \end{array}$$

$$\begin{array}{r}
 e) \quad 000100 \\
 + 101111 \\
 \hline
 110011 \\
 \text{NO CARRY: } \underline{\text{valid}}
 \end{array}$$

#6

$$\begin{array}{r}
 a) \quad 001100 - 000111 \quad \leftarrow \text{1's comp} \\
 + 111001 \quad \downarrow \\
 \hline
 100101 \quad 111001 \quad \leftarrow \text{2's comp} \\
 \text{CARRY: } \underline{\text{valid}}
 \end{array}$$

$$\begin{array}{r}
 b) \quad 100101 - 001000 \quad \leftarrow \text{2's comp} \\
 111000 \quad \downarrow \\
 \hline
 101101 \quad 111000 \quad \leftarrow \text{2's comp} \\
 \text{CARRY: } \underline{\text{valid}}
 \end{array}$$

$$\begin{array}{r}
 c) \quad 111010 - 111100 \quad \leftarrow \text{2's comp} \\
 + 000100 \quad \downarrow \\
 \hline
 111110 \quad 000100 \\
 \text{NO CARRY: } \underline{\text{NOT VALID}}
 \end{array}$$

$$\begin{array}{r}
 d) \quad 010001 - 011011 \quad \leftarrow \text{2's comp} \\
 + 100101 \quad \downarrow \\
 \hline
 110110 \quad 100101 \\
 \text{NO CARRY: } \underline{\text{NOT VALID}}
 \end{array}$$

$$\begin{array}{r}
 e) \quad 010010 - 000110 \quad \leftarrow \text{2's comp} \\
 111010 \quad \downarrow \\
 \hline
 100110 \quad 111010 \\
 \text{CARRY: } \underline{\text{valid}}
 \end{array}$$

#7

$$\begin{array}{r} 01001010 \\ + 00010000 \\ \hline 01011010 \\ \text{No CARRY: valid} \end{array}$$

$$\begin{array}{r} 1111 \\ 11110000 \\ + 00010001 \\ \hline 100000001 \\ \text{CARRY: INVALID} \end{array}$$

$$\begin{array}{r} 111100100 \\ + 00100101 \\ \hline 100001001 \\ \text{CARRY: INVALID} \end{array}$$

$$\begin{array}{r} 01000000 \\ + 01110000 \\ \hline 10110000 \\ \text{No CARRY: valid} \end{array}$$

$$\begin{array}{r} 1111 \\ 01001000 \\ + 01111111 \\ \hline 11000111 \\ \text{No CARRY: valid} \end{array}$$

#8

$$\begin{array}{r} 01000001 - 00111100 \\ 11000100 \quad \downarrow \text{2's comp} \\ \hline 10000101 \quad 11000100 \\ \text{CARRY: valid} \end{array}$$

$$\begin{array}{r} 11000000 - 01001110 \\ 10110010 \quad \downarrow \\ \hline 101110010 \quad 10110010 \\ \text{CARRY: valid} \end{array}$$

$$\begin{array}{r} 00100101 - 10001110 \\ 01110010 \quad \downarrow \\ \hline 10010111 \quad 01110010 \\ \text{No CARRY: INVALID} \end{array}$$

$$\begin{array}{r} 10000001 - 11000010 \\ 0011110 \quad \downarrow \\ \hline 10111111 \quad 0011110 \\ \text{No CARRY: INVALID} \end{array}$$

$$\begin{array}{r} 11010011 - 11111100 \\ 00000100 \quad 00000100 \\ \hline 01101011 \\ \text{No CARRY: INVALID} \end{array}$$

#9

$$\begin{array}{r} 0111 \\ 00011 \\ + 00111 \\ \hline 01010 \\ (+ NUM) + (+ NUM) = \\ (+ RESULT) \Rightarrow \text{valid} \end{array}$$

$$\begin{array}{r} 111 \\ 01110 \\ + 00011 \\ \hline 10001 \\ (+ NUM) + (+ NUM) \\ = (- RESULT) \Rightarrow \text{NOT VALID} \end{array}$$

$$\begin{array}{r} 01001 \\ + 00100 \\ \hline 01101 \\ \text{VALID} \end{array}$$

$$\begin{array}{r} 01010 \\ - 00111 \\ \hline 10001 \\ \text{Not valid} \end{array}$$

$$\begin{array}{r} 01011 \\ - 01001 \\ \hline 10100 \\ \text{Not valid} \end{array}$$

f) 00011 - 00111
USE INDIRECT SUBTRACTION
BY ADDITION

$$\begin{array}{r} 00011 \\ + 11001 \\ \hline 11000 \\ \text{(+ NUM) + (- NUM) = valid result!} \end{array}$$

9

g)
$$\begin{array}{r} 01110 - 00011 \\ + 11101 \quad \downarrow \quad \leftarrow 2's \text{ comp} \\ \hline 101011 \quad 11101 \end{array}$$

Valid: (+ Num) + (- Num)

h)
$$\begin{array}{r} 01001 - 00100 \\ + 11100 \quad \downarrow \\ \hline 100101 \quad 11100 \end{array}$$

Valid!

i)
$$\begin{array}{r} 00110 - 10100 \\ + 01100 \quad \downarrow \\ \hline 10010 \quad 01100 \end{array}$$

(+ Num) + (+ Num) = - Result
Not Valid

j)
$$\begin{array}{r} 00111 - 11100 \\ + 00100 \quad \downarrow \\ \hline 01011 \quad 00100 \end{array}$$

Valid

k)
$$\begin{array}{r} 01010 - 11000 \\ + 01000 \quad \downarrow \\ \hline 10010 \quad 01000 \end{array}$$

Not Valid

l)
$$\begin{array}{r} 01010 - 11110 \\ + 00010 \quad \downarrow \\ \hline 01100 \quad 00010 \end{array}$$

Valid

m)
$$\begin{array}{r} 01110 - 11001 \\ 00111 \quad \downarrow \\ \hline 10101 \quad 00111 \end{array}$$

Not Valid

10

a)
$$\begin{array}{r} 10111 \\ + 01000 \\ \hline 11111 \end{array}$$

Valid

b)
$$\begin{array}{r} 11001 \\ + 01111 \\ \hline 101000 \end{array}$$

Valid

c)
$$\begin{array}{r} 111101 \\ 00100 \\ \hline 100001 \end{array}$$

Valid

d)
$$\begin{array}{r} 11010 - 01010 \\ 10110 \quad \downarrow \quad 2's \text{ comp} \\ \hline 110000 \quad 10110 \end{array}$$


Valid

e)
$$\begin{array}{r} 11101 - 00100 \\ 11100 \quad \downarrow \\ \hline 11001 \quad 11100 \end{array}$$


Valid

CHAPTER 3 DESIGN PROBLEMS


1) DESIGN A CIRCUIT THAT ALWAYS DOES THE FOLLOWING OPERATION:
 $A - B$. CONSIDER BOTH A & B TO BE 10-BIT
 BINARY NUMBERS IN RC FORMAT. ASSUME
 RESULT WILL ALWAYS BE VALID.



NO CONTROL



2) Repeat previous problem but include a output "valid" that is a '1' when the result of the subtraction operation is valid



← SIGN BITS

Y	Z	valid
0	0	1
0	1	0
1	0	0
1	1	0


← TRUTH TABLE FOR valid ckt

NO CONTROL

CHAPTER 14 EXERCISES


①

1) First, Redraw circuit:



$$F(A, B, C, D, E)(H) = AB + CDE$$

2) Redrawn



Ckt is in NOR/NOR form

$$F(W, X, Y, Z) = (\bar{W} + X)(\bar{W} + \bar{Y})(\bar{Y} + \bar{Z})$$


$$\bar{F} = W\bar{X} + WY + YZ \quad \leftarrow \text{where 0's are in truth table}$$

W	X	Y	Z	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

$$\bar{F} = \bar{W}\bar{X}\bar{Y}\bar{Z} + \bar{W}\bar{X}\bar{Y}Z + \bar{W}\bar{X}Y\bar{Z} + \bar{W}X\bar{Y}\bar{Z} + \bar{W}X\bar{Y}Z + \bar{W}XY\bar{Z} + \bar{W}XYZ + W\bar{X}\bar{Y}\bar{Z} + W\bar{X}\bar{Y}Z + WX\bar{Y}\bar{Z} + WX\bar{Y}Z + WXY\bar{Z} + WXYZ \quad \boxed{\text{AND/OR}}$$


$$F = \overline{(\bar{W}\bar{X}\bar{Y}\bar{Z})(\bar{W}\bar{X}\bar{Y}Z)(\bar{W}\bar{X}Y\bar{Z})(\bar{W}X\bar{Y}\bar{Z})} \cdot \overline{(\bar{W}X\bar{Y}\bar{Z})(\bar{W}XY\bar{Z})(W\bar{X}\bar{Y}\bar{Z})(W\bar{X}\bar{Y}Z)}$$

3) Redrawn




$$F(A, B, C, D, E)(L) = (\bar{A} + \bar{B})(\bar{C} + \bar{D} + E)(L)$$


4) REDUKTIV




5) REDUKTIV




6) $F(H) = (A \cdot B + \bar{B} \cdot C \cdot D)(H)$




7) $F(L) = (\bar{A} \cdot B + \bar{B} \cdot C \cdot D)(L)$




8) $F(A, B, C, D)(L) = (A\bar{B}D + BC)(L)$




9) $F(A, B, C, D)(H) = [(A+B+\bar{D})(\bar{A}+\bar{C})](H)$




10) $F(A, B, C, D, E)(L) = [(\bar{A}+B+C)(\bar{D}+E)](L)$




11) $F(H) = (A \cdot \bar{B} + B \bar{C} \bar{D})(H)$




12) $F(H) = (A+B) \cdot (\bar{B} + \bar{C} + D)(H)$



13) $F(L) = [(A \cdot \bar{B}) + (\bar{B} \cdot \bar{C})](L)$




14) a)




$$F(H) = \bar{A} \cdot B \cdot (\bar{B} + C)$$

b) same circuit




$$F(H) = A \cdot \bar{B} \cdot (B + \bar{C})$$

15) a)




$$F(H) = [(A+B)(A+C)](H)$$



$$F(L) = [(\bar{A}B) + (AC)](L)$$


16)

a)



$$F(H) = [AB + \bar{A}\bar{C}](H)$$


b)



$$F(H) = (A+B)(\bar{A}+\bar{C})(H)$$


17)

a)





$$F(L) = [(A \cdot \bar{B}) + (A \cdot C)](L)$$

b)




$$F(L) = [(\bar{A} \cdot \bar{B}) + (A \cdot \bar{C})](L)$$

18)




CHAPTER 14 Design Problems

1



This could be a truth table, but let's instead reason it out using logic

ALARM will sound if IGNITION IS ON, THE CAR IS IN GEAR, AND OCCUPIED SEATS DO NOT HAVE SEAT BELTS ON.



1 If either seat is occupied but the seat belt is not on, then the car should not start

No control!

2)



- A (L)
- B (L)
- C (L)
- D (L)

A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	1	0	0	1
0	1	0	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

TWO OR MORE ADJACENT
Slots mean two
zero next to each
other



$$F = \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{B}\bar{C}$$


$$\bar{F} = AB + CD + BC$$

$$\bar{F} = \bar{A}\bar{B}CD + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$$

$$\bar{F} = AB + CD + BC \quad (\text{Plugs into reduction software})$$

$$F = (\bar{A} + \bar{B})(\bar{C} + \bar{D})(\bar{B} + \bar{C})$$

No control



CHAPTER 15 EXERCISES


①

- 1) THE INTERFACE OF A MODULE IS THE SET OF MODULES INPUTS AND OUTPUTS
- 2) ITERATIVE MODULAR DESIGN IS A SPECIAL FORM OF MODULAR DESIGN WHERE THE SAME SET OF MODULES ARE USED IN AN ITERATIVE MANNER IN THE DESIGN
- 3) SELF-COMMENTING MAKES THE MODULES EASIER FOR HUMANS TO UNDERSTAND. SPECIFICALLY, IT HELPS WITH THE FOLLOWING
 - a) IMPLEMENTATION OF NEW DESIGNS
 - b) UNDERSTANDING OF EXISTING DESIGNS
 - c) SIMULATION OF CURRENT DESIGNS
- 4) MODULAR DESIGN DOES NOT RELY ON A TRUTH-TABLE SO YOU CAN DESIGN CIRCUITS WITH A GREATER NUMBER OF INPUTS.
- 5) EVERYONE KNOWS (OR SHOULD KNOW) HOW ALL THE FOUNDATION MODULES OPERATE, THEREFORE THERE IS NO NEED TO RESPECIFY THEIR DESIGN AND OPERATION
- 6) USING EXISTING MODULES (FOUNDATION MODULES) IS MORE EFFICIENT THAN CREATING NEW MODULES BECAUSE THE NEW MODULES MUST BE DESIGNED AND VERIFIED BEFORE THEY CAN BE USED

7) BOTH IMD & BFD ARE LIMITED. BFD IS LIMITED BY THE NUMBER OF INPUTS. IMD IS LIMITED TO A RELATIVELY SMALL SET OF CIRCUITS. BOTH IMD & BFD ARE INEFFICIENT BASED ON THE NOTION THAT THERE ARE MORE EFFICIENT WAYS TO DESIGN CIRCUITS.

CHAPTER 15 DESIGN PROBLEMS

①





Z	X	Y	
0	0	0	-
0	0	1	-
0	1	0	-
0	1	1	-
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


z is always 1
 ← Not Valid

$$\bar{F} = X \cdot Y$$

$$F = \overline{(X + Y)}$$





No control



Valid_ckt

X	Y	Valid
0	0	1
0	1	0
1	0	0
1	1	1


$$Valid = A \oplus B$$



NO control



THE PROBLEM REQUIRES 2 RCAs. THE FINAL RESULT IS VALID ONLY WHEN THE RESULT OF BOTH ADDITIONS (valid1 & valid2) ARE VALID



valid2

A	B	C	valid2
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$\overline{\text{valid2}} = \overline{A}B\overline{C} + A\overline{B}\overline{C}$$

$$\text{valid2} = (A+B+\overline{C})(\overline{A}+\overline{B}+C)$$


valid1

X	Y	valid1
0	0	1
0	1	0
1	0	0
1	1	1

valid1 = $X \oplus Y$


NO CONTROL

4)



THE ISSUE IS THAT IF all 4 input values are less than 256, the 10-bit output will ALWAYS be valid.




A 10-bit value will be less than 256 if the two MSB's are both zero



TWO MSB'S OF EACH OF A, B, C, D

IF ALL OF THE inputs ARE ZERO, then the output of this 8-input NOR gate is 1




INTERNAL control



↑ THE CO's from all 3 RCAs must be '0' in order for the answer to be valid

NO CONTROL

b)



CO1	CO2	CO3	Valid
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



$$\overline{\text{Valid}} = \overline{\text{CO1}} \overline{\text{CO2}} \overline{\text{CO3}} + \text{CO1} \overline{\text{CO2}} \overline{\text{CO3}} + \text{CO1} \overline{\text{CO2}} \text{CO3}$$

$$\text{Valid} = (\text{CO1} + \overline{\text{CO2}} + \overline{\text{CO3}})(\overline{\text{CO1}} + \text{CO2} + \text{CO3})(\overline{\text{CO1}} + \overline{\text{CO2}} + \overline{\text{CO3}})$$

let me know if you don't agree with this logic

NO CONTROL

7)




NO CONTROL




Valid sub & Valid-add cks are

TYPICAL 3-input Validity checking



circuits for NUMBERS in RC FORMAT



NO CONTROL



10)



CHAPTER 16 EXERCISES

①

1) a) $F = A\bar{B} + \bar{A}C$
 $= A\bar{B}(C+\bar{C}) + \bar{A}C(B+\bar{B})$
 $= A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}C$
 5 4 2 0

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

b) $F = \bar{A}\bar{B}D + \bar{A}BD + B\bar{C}D + A\bar{B}D$


$F = \bar{A}\bar{B}D(C+\bar{C}) + \bar{A}BD(C+\bar{C}) + B\bar{C}D(A+\bar{A}) + A\bar{B}D(C+\bar{C})$
 $= \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}BCD + \bar{A}B\bar{C}D + AB\bar{C}D + A\bar{B}CD +$
 (3) (4) (7) (5) (1) (5)

$A\bar{B}CD + A\bar{B}\bar{C}D$
 (1) (5)


A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

← there's a table; TRANSUTE TO DECODER

4) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram.



5) Based on the standard 2:4 Decoder shown below, complete the following timing diagram by entering the values for signals s1 and s2 that would generate the listed output waveforms. Assume that propagation delays are negligible. Be sure to annotate your solution to this problem.




0 ⇒ 0001
 1 ⇒ 0010
 2 ⇒ 0100
 3 ⇒ 1000


(i) STANDARD DECODERS HAVE SPECIFIC OUTPUT FORMS (ONE-HOT output) AND THE CLASSIC $n:2^n$ INPUT/OUTPUT RELATIONSHIP. GENERIC DECODERS HAVE NO CONSTRAINTS ON THE NUMBER OF INPUTS OR OUTPUTS AND THERE IS NO GIVEN RELATION BETWEEN THE NUMBER OF INPUTS AND OUTPUTS AS THERE IS IN STANDARD DECODERS.

Chapter Exercises


1) Implement the following functions using a generic decoder.



2) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram.





3) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram



4

- 7) Use the schematic diagram to complete the F2 and F1 outputs of the provided timing diagram. Consider the decoder to be a standard 2:4 decoder. Assume that propagation delays are too small to worry about.



CHAPTER 16 DESIGN PROBLEM

①

- 1) if sign bit of two input operands are the same, and the result sign bit is different, the answer is not valid




A, B = input sign bits
C = result sign bit

A	B	C	Valid
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

TRANSURE TABLE TO DECOR

NO Control

- 2)



NO Control

Dec	BCD	a	b	c	d	e	f	g
0	0000	1	1	1	1	1	1	0
1	0001	0	1	1	0	0	0	0
2	0010	1	1	0	1	1	0	1
3	0011	1	1	1	1	0	0	1
4	0100	0	1	1	0	0	1	1
5	0101	1	0	1	1	0	1	1
6	0110	0	0	1	1	1	1	1
7	0111	1	1	1	0	0	0	0
8	1000	1	1	1	1	1	1	1
9	1001	1	1	1	0	0	1	1
10								
11								




out = abcdefg

NOT DEFINED FOR NUMBERS AFTER 9

3)


Dec	BCD	a	b	c	d	e	f	g
0	0000	1	1	1	1	1	1	0
1	0001	0	0	0	0	1	1	0
2	0010	1	0	1	1	0	1	1
3	0011	1	0	0	1	1	1	1
4	0100	0	1	0	0	1	1	1
5	0101	1	1	0	1	1	0	1
6	0110	0	1	1	1	1	0	1
7	0111	1	0	0	1	1	0	0
8	1000	1	1	1	1	1	1	1
9	1001	1	1	0	0	1	1	1
	1100							
	1101							
	1110							
	1111							

NO Control




out = abcdefg

not defined




A	B	C	F1	F2
0	0	0	1	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	0	1

TRANSCATE TABLE TO DECODER




A	B	C	D	F1	F2
0	0	0	0	1	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	0
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	1
1	1	1	1	0	1

TRANSCATE TABLE TO DECODER




val-in			val-out		
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	1	0	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	0	0	1

TRANSCATE TABLE TO DECODER



A	B	FEQ	FS&BEQ
00	00	0	1
00	01	1	0
00	10	1	0
00	11	1	0
01	00	0	0
01	01	0	1
01	10	0	0
01	11	0	0
10	00	0	0
10	01	0	1
10	10	0	0
10	11	0	0
11	00	0	0
11	01	0	1
11	10	0	0
11	11	0	0

TRANSLATE TABLE TO DECODER



Dec	Val	PRIME
0	0000	- ← don't care
1	0001	-
2	0010	-
3	0011	-
4	0100	0
5	0101	0
6	0110	0
7	0111	0
8	1000	0
9	1001	0
10	1010	0
11	1011	0
12	1100	0
13	1101	0
14	1110	0
15	1111	0

TRANSLATE TABLE TO DECODER



Largest input value
 $15 \times 15 = 225$

$\lceil \log_2 225 \rceil = 8$

No Control

A	A2
	(7) (6) (5) (4) (3) (2) (1) (0)
0000	00000000
0001	00000001
0010	00000010
0011	00000011
0100	00000100
0101	00000101
0110	00000110
0111	00000111
1000	00010000
1001	00010001
1010	00010010
1011	00010011
1100	00010100
1101	00010101
1110	00010110
1111	00010111

TRANSVERSE TABLE
 into Decoder

10)



No Control

A	SQRT
0000	000
0001	001
0010	010
0011	011
0100	100
0101	101
0110	110
0111	111
1000	000
1001	001
1010	010
1011	011
1100	100
1101	101
1110	110
1111	111

TRANSVERSE TABLE
 into Decoder

11)




NO CONTROL

TRANSMIT VALUE
 TO RECEIVER

int		frac		val		
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	1	0	0
0	1	0	1	1	0	1
0	1	1	0	1	1	0
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	0	1	1
1	1	0	0	1	0	0
1	1	0	1	1	0	1
1	1	1	0	1	1	0
1	1	1	1	1	1	1

(2)



Largest value for 4-bit RC

input is $(-8)^2 = 64$

$$2^6 = 64 \Rightarrow [0, 63]$$

You need 7 bits

NO CONTROL

val	dec	result
0000	0	000 0000
0001	1	000 0001
0010	2	000 0100
0011	3	000 1001
0100	4	001 0000
0101	5	001 1001
0110	6	010 0100
0111	7	011 0001
1000	8	100 0000
1001	9	011 0001
1010	10	010 0100
1011	11	001 1001
1100	12	001 0000
1101	13	000 1001
1110	14	000 0100
1111	15	000 0001


↑
 TRANSLATE TABLE INTO
 DECODER

CHAPTER 17 EXERCISES



Chapter Exercises

A MUX ESSENTIALLY HAS A DECODER EMBEDDED IN IT.

- 1) Briefly describe the special relationship between a MUX and a standard decoder.
- 2) Use the following block diagram to complete the provided timing diagram. For this problem, consider the block diagram to represent a basic 4:1 MUX.



- 3) The following timing diagram completely defines a function $F(A,B,C)$ that has been implemented on an 8:1 MUX. The control variables are A, B, and C (A is the most significant bit and C is the least significant bit) and the output is F. Write an expression for this function in reduced NAND/NAND form. Assume propagation delays are negligible.




$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C$$

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C$$


$$F = (\bar{A}\bar{B}C) \vee (\bar{A}B\bar{C}) \vee (A\bar{B}C)$$

NAND/NAND


- 4) Use the following block diagram to complete the provided timing diagram. For this problem, consider the block diagram to represent a basic 4:1 MUX.




- 5) Use the listed circuit to complete signal F in the following timing diagram.




6) Use the listed circuit to fill signal F in the following timing diagram.



6) Using the following diagram of a 4:1 MUX, complete the provided timing diagram. Also provide a VHDL model that implements the 4:1 MUX.





7) Use the following circuit diagram to complete the empty rows on the accompanying timing diagram. Use bus notation for all bundles (Co is the only non-bundle signal; 0x indicates hexadecimal).



8) Use the following circuit diagram to complete the empty rows on the accompanying timing diagram. Use bus notation for all bundles.

ASSUME UNSIGNED BINARY

8)




9) Q THE INTERNALS OF A MUX INCLUDES
 A STANDARD DECODER; IT'S THE DEVICE
 THAT SELECTS WHICH INPUT APPEARS ON THE OUTPUT


CHAPTER 17 DESIGN PROBLEMS

①

1)




INTERNAL control





2) DRC → SM


0011 1100




INTERNAL control




3)




	PC	DRC
2	0010	0010
-2	1110	1101




INTERNAL control




4)







EXTERNAL control










INTERNAL CONTROL




INTERNAL CONTROL




INTERNAL Control



EXTERNAL Control



(6) output is NOT valid when the sign bit of the two operands are the same but different than the output of the result.



NO control



A-SB	B-SB	Res-SB	Valid
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

} Great Looking Decoder

$$\text{Valid} = \overline{A-SB} \cdot \overline{B-SB} \cdot \overline{Res-SB} + \overline{A-SB} \cdot \overline{B-SB} \cdot Res-SB$$


$$\text{Valid} = (\overline{A-SB} + \overline{B-SB} + \overline{Res-SB}) (\overline{A-SB} + \overline{B-SB} + Res-SB)$$

11)




internal control

12)




internal control





↳ IF MSB OF 8-bit UNSIGNED BINARY NUMBER IS SET, THE NUMBER IS GREATER THAN 127

13)




Internal Control




↑ see problem 10

14)




internal control




$ABC-C = 0 \Rightarrow A+B+C$
 $ABC-C = 1 \Rightarrow C$

15)




needs to be 12 bits so
 THAT THE SUM WILL ALWAYS BE VALID









NO CONTROL

16)




EXTERNAL Control







19)




INTERNAL CONTROL




20)




INTERNAL CONTROL




21)




INTERNAL CONTROL



22)




INTERNAL CONTROL




SIGN BITS OF A & B

23)




INTERNAL Control




LSBs indicate if values are odd or even

24)




of Bits on output = $\lceil \log_2 (7+7+7) \rceil$


= 5 which is sufficient for UNSIGNED BINARY output




INTERNAL Control




25)




EXTERNAL Control



26)




Internal Control



ALTERNATIVE SOLUTION



26)



IF THIS BIT IS A 1, ADD

1 to 8 bit

Result





↑ BECOMES MSB


Bit [2]

[NO control]



27)




28)




C · Valid	output
0 0	A+B
0 1	B
1 0	A
1 1	0





29)



C	OF	operation
0	0	A+B
0	1	\overline{B}
1	0	\overline{A}
1	1	A-B




30)




External Control


31)




EXTERNAL CONTROL




32)




EXTERNAL CONTROL




33)




Internal control




34)




EXTERNAL controlled




35)





INTERNAL controlled








internal control!







internal control




38)




39)




internal control




41)




INTERNAL CONTROLLED




42)




INTERNAL CONTROLLED



43)




0000 0010 0x02
 1111 1110 0xFE




Not Controlled


44)




INTERNAL CONTROL




45)




EXTERNAL &
INTERNAL Controlled




46.)




EXTERNAL CONTROL




47)




INTERNAL CONTROL




48)




NEEDS 5 BIT for max Val = 8 + 8 + 8 = 24




INTERNAL CONTROL



49)




INTERNAL CONTROL




Chapter Exercises

CHAPTER 18


1) Complete the timing diagram shown below considering the given schematic symbol.





2) Complete the timing diagram shown below considering the given schematic symbol



2) Use the following circuit to complete the unlisted signals in the timing diagram. For this problem, assume there are no propagation delays.




1)



NO control

2)




A1 A0	B1 B0	EQ	LT	GT
0 0	0 0	1	0	0
0 0	0 1	0	1	0
0 0	1 0	0	0	1
0 0	1 1	0	1	0
0 1	0 0	0	0	1
0 1	0 1	1	0	0
0 1	1 0	0	1	0
0 1	1 1	0	1	0
1 0	0 0	0	0	1
1 0	0 1	0	0	0
1 0	1 0	0	1	0
1 0	1 1	0	0	0
1 1	0 0	0	0	1
1 1	0 1	0	0	1
1 1	1 0	0	0	1
1 1	1 1	1	0	0


↳ This is sufficient to define a decoder

NO control


3)




NO control




4)




External & Internal Control






5)




Internal Control




6)



Short hand notation





Internal & External Control







X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	1	0

TABLE
DEFINES
A DECODER
↙




INTERNAL CONTROL







No Control




11)




internal Control




12)




NO control




(3)




A	B	A < B
0	0	0
0	1	1
1	0	0
1	1	0




(4)




internal control





15)



internal control





16)




External and internal control


17)




18)




19)




Internal Control




20)




Internal Control



21)




0000 0010 = 2
 1111 1110 = -2
 FE =




No control


22)




INTERNAL control





23)




Internal Control




24)




Internal Control




25)




INTERNAL CONTROL




26)




INTERNAL CONTROL



27)



INTERNAL CONTROL



28)







TABLE DEFINING DECODER

EQ3	EQ2	EQ1	Val
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0




NO CONTROL


29)




30)




Co	OF	
0	0	A+B
0	1	!B
1	0	!A
1	1	0



31)



32)




Chapter Exercises


chapter 19 solutions

①

- 1) Complete the timing diagram shown below considering the given schematic symbol. Consider the circuit to generate even parity for the eight input bits.




- 2) Use the following circuit to complete the listed timing diagram.



2

3) Use the following circuit to complete the listed timing diagram



NOT TOO EXCITING




- 4) Yes; Parity HAS to do with the NUMBER OF SET BITS IN A BINARY VALUE; ODD VS. EVEN NUMBERS ARE A SEPARATE ISSUE.

- 5) Yes; Parity HAS NOTHING TO DO WITH THE MEANING OF THE BITS, ONLY WITH THE NUMBER OF SET BITS IN THE BINARY VALUE.

- 6) NOT NECESSARILY. PARITY OF THE RESULT IS BASED ON THE LOCATION OF 1'S IN THE ~~THE~~ ITEMS BEING ADDED. YOU CAN'T MAKE A GENERAL STATEMENT SUCH AS THIS AND EXPECT IT TO BE ALWAYS TRUE.

CHAPTER 19 DESIGN PROBLEMS

1)




A	B	C	PAR
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$\begin{aligned}
 PAR &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C})
 \end{aligned}$$

$$PAR = A \oplus B \oplus C$$




2)



$$PAR = A(7) \oplus A(6) \oplus A(5) \oplus A(4) \oplus A(3) \oplus A(2) \oplus A(1) \oplus A(0)$$

3)




A	B	C	PAR
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$\begin{aligned}
 PAR &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}(\bar{B}\bar{C} + B\bar{C}) + A(\bar{B}\bar{C} + B\bar{C}) \\
 &= \bar{A}(\overline{B \oplus C}) + A(B \oplus C)
 \end{aligned}$$

$$PAR = A \odot B \odot C$$



4)




$$PAR = A(7) \odot A(6) \odot A(5) \odot A(4) \odot A(3) \odot A(2) \odot A(1) \odot A(0)$$

5)





A	B	C	D	Par-ev
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$\begin{aligned}
 PAR-EV &= \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} \\
 &\quad + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} \\
 &= \bar{A}\bar{B}(\bar{C}\bar{D} + C\bar{D}) + \bar{A}\bar{B}(\bar{C}\bar{D} + C\bar{D}) + \\
 &\quad \bar{A}\bar{B}(\bar{C}\bar{D} + C\bar{D}) + \bar{A}\bar{B}(\bar{C}\bar{D} + C\bar{D}) \\
 &= \bar{A}\bar{B}(\overline{C \oplus D}) + \bar{A}\bar{B}(C \oplus D) + \\
 &\quad \bar{A}\bar{B}(C \oplus D) + \bar{A}\bar{B}(C \oplus D) \\
 &= (\bar{A}\bar{B} + \bar{A}\bar{B})(\overline{C \oplus D}) + \\
 &\quad (\bar{A}\bar{B} + \bar{A}\bar{B})(C \oplus D) \\
 &= \overline{A \oplus B} \times \overline{C \oplus D} + \overline{A \oplus B} \times (C \oplus D) \\
 &= \overline{A \oplus B \oplus C \oplus D}
 \end{aligned}$$




$$PAR\ EV = A(7) \oplus A(6) \oplus A(5) \oplus A(4) \oplus A(3) \oplus A(2) \oplus A(1) \oplus A(0)$$




IF BUTTON IS PRESSED, THEN THIS XOR GATE BECOMES AN INVERTER



8)




X	BTN	
0	0	1
0	1	0
1	0	0
1	1	0



9)




10)




Bit	SAME PAR.	out
0	0	B
0	1	A-B
1	0	A
1	1	A+B

too hard to reason out...
make a table!




11)



Sign Par
 Both 00 A-B
 NEF Both Clean A+B
 else 0


SFD!

SA	SB	Y	X	Sel
0	0	0	0	0
0	0	0	1	A-B
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	A+B
0	1	1	0	0
0	1	1	1	A+B
1	0	0	0	0
1	0	0	1	0
1	0	1	0	A+B
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




Sign Bits of Input A & B



12)



ODD Par	all 1's	all 0's		Sel
0	0	0	-A	01
0	0	1	-A	10
0	1	1	-A	01
0	1	0	-A	10
1	0	0	A	00
1	0	1	A	00
1	1	0	A	10
1	1	1	A	10



13)



CHAPTER 20 Exercises

①

1) STATE REFERS TO THE VALUE THAT A CIRCUIT'S MEMORY ELEMENTS ARE CURRENTLY STORING

2) FEEDBACK FROM THE CIRCUIT'S OUTPUT TO THE CIRCUIT'S INPUT

3) THE FORBIDDEN STATE IS FORBIDDEN BECAUSE THE CROSS COUPLED CELL'S OUTPUT WILL NOT BE COMPLEMENTARY

$$\left. \begin{array}{l} Q=1 \\ \bar{Q}=0 \end{array} \right\} \text{complementary}$$
$$\left. \begin{array}{l} Q=0 \\ \bar{Q}=0 \end{array} \right\} \text{NOT complementary}$$

4) YOUR CIRCUIT WILL NOT EXPLODE; YOUR CELL STARTS ACTING IN STRANGE WAYS NOT DEFINED BY THE CELL DEFINITION

5) VERB: TO SET IS TO MAKE A VALUE '1'
EXAMPLE: THE SIGNAL "sets" THE CELL

NOUN: DESCRIBES THE CURRENT VALUE OF SOMETHING AS BEING '1'

EXAMPLE: THE CELL'S OUTPUT IS "set"


6) VERB: TO CLEAR IS TO MAKE A VALUE '0'

EXAMPLE: THE SIGNAL "clears" THE CELL

NOUN: DESCRIBES THE CURRENT VALUE OF SOMETHING AS BEING '0'

EXAMPLE: THE CELL'S OUTPUT IS "cleared"

7)



A	B	A ⊕ B
0	0	1
0	1	1
1	0	1
1	1	0

S	R	Q	Q+	
0	0	0	1	} FORBIDDEN
0	0	1	1	
0	1	0	1	} SET
0	1	1	1	
1	0	0	0	} RESET
1	0	1	0	
1	1	0	0	} HOLD
1	1	1	1	

8) "Reset" is generally THE SAME WORD AS Clear






9) TIMING DIAGRAMS SHOW MANY DIFFERENT STATES. THE ONLY WAY YOU COULD DESCRIBE OR SHOW A NEXT STATE IS TO DECLARE ONE DISPLAYED STATE AS THE PRESENT STATE

10) STATE DIAGRAMS ARE GOOD IF THEY QUICKLY TRANSFER INFORMATION TO THE READER. MAKING STATE DIAGRAMS NEAT, USING SELF COMMENTING LABELS, AND FOLLOWING ACCEPTED CONVENTIONS WILL MAKE STATE DIAGRAMS BETTER.

3

- 11) FEEDBACK FROM THE OUTPUT TO THE INPUT GIVES THE CIRCUIT MEMORY.
- 12) COMBINATORIAL CIRCUITS HAVE NO MEMORY CAPABILITIES AND THUS HAVE NO STATE.

CHAPTER 20 DESIGN PROBLEMS



Chapter 21 Exercises

①

- 1) A LATCH IS LEVEL SENSITIVE WHILE A FLIP-FLOP IS EDGE SENSITIVE. SENSITIVITY REFERS TO WHAT CONTROLS THE FLIP FLOP'S OUTPUTS. THE OUTPUT OF LATCHES CAN CHANGE ANY TIME THE INPUTS CHANGE WHILE THE OUTPUT OF FLIP FLOPS CAN ONLY CHANGE ON AN ACTIVE CLOCK EDGE
- 2) ASYNCHRONOUS INPUTS CAN ONLY CHANGE THE FLIP FLOP'S OUTPUTS ANY TIME THEY ARE ASSERTED, WHILE SYNCHRONOUS INPUTS CAN ONLY CHANGE THE FLIP FLOP'S OUTPUTS AT THE SAME INSTANT AS THE ACTIVE CLOCK EDGE




3) THE D IN D FLIP-FLOP STANDS FOR "DATA"






2

Chapter Exercises

- 4) Provide the Q output (sometimes labeled as OUTPUT) signal using the associated flip-flops listed below. Consider all S and R inputs to be asynchronous. The asynchronous inputs take precedence over the synchronous inputs. Assume that propagation delays are negligible.







6) YOU MUST FIRST DIE BEFORE YOU CAN DESCRIBE THE KARMIC POTENTIAL OF D.F.F.s. SO, ASK AN ACADEMIC ADMINISTRATOR... THEY HAVE NO SOULS AND THEREFORE MUST BE SOME TYPE OF NON-LIVING ENTITY.



7) IF YOU SQUINT YOUR BRAIN JUST RIGHT, THE ANSWER TO THIS QUESTION WILL BECOME CLEAR.





1)














2)



3)










Chapter Exercises

①

- 1) Using the block diagram on the right to complete the timing diagram provided below. Consider the register to be rising-edge triggered and ignore all propagation delay issues.





- 2) Using the block diagram on the right to complete the timing diagram provided below. The LD input must be asserted in order for the register to load the input signal. Consider the register to be rising-edge triggered and ignore all propagation delay issues.





2

- 3) Using the block diagram on the right to complete the timing diagram provided below. The LD input must be asserted in order for the register to load the input signal. The CLR input is an asynchronous input that clears the register when asserted and has a higher precedence than the LD input. Consider the register to be rising-edge triggered and ignore all propagation delay issues.



- 4) Using the block diagram on the right, provide a schematic diagram detailing how you would use this device to create a 32-bit register with all the same features listed on the the 16-bit device.



5) THE REGISTER IS A COMPONENT BECAUSE THE ACCUMULATED VALUE REQUIRES TEMPORARY STORAGE IN ORDER TO DO THE ACCUMULATION OR RUNNING TOTAL, OF THE VALUES BEING ADDED

6) WITHOUT A REGISTER, THE RCA'S OUTPUT (THE RESULT) WOULD IMMEDIATELY BE ADDED AGAIN TO THE RCA. THE OUTPUT WOULD CHANGE AS FAST AS THE NEW INPUT COULD PROPAGATE THROUGH THE RCA

7) WHEN YOU ACCUMULATE A SET OF VALUES, YOU GENERALLY START A ZERO; THE CLERIZ CONTROL INPUT ON THE REGISTER PROVIDES THAT ZERO.

8) FOUR = 2^2 ; THE TOTAL NUMBER OF BITS WOULD THEN BE

$$2^2 \cdot 2^{20} = 2^{22}$$

SO... 22 Bits

9) $16 = 2^4$

$2^4 \cdot 2^{18}$ IS MAX VALUE SO

2^{22} ; 22 Bits

10) $13 \Rightarrow$ its Greater than 8
But less than 16, which is 2^4

$$\text{So } 2^4 \cdot 2^1 = 2^5$$

15 Bits Required;

14 Bits is too few

11) 17 is greater than 16 But less than 32

$$\text{So... } 2^5 \cdot 2^7 = 2^{12}$$

12 Bits Required

12) 13 bit output Adding 5 Bit values

$$13 = \log_2 [\text{value} \cdot 2^5]$$

$$2^{13} = \text{value} \cdot 2^5$$

$$\text{value} = \frac{2^{13}}{2^5} = \underline{\underline{2^8}} = 256 \text{ values}$$

13) 20 bit output Add 8-bit numbers

$$20 = \log_2 [\text{value} \cdot 2^8]$$

$$2^{20} = \text{value} \cdot 2^8$$


$$\text{value} = \frac{2^{20}}{2^8} = \underline{\underline{2^{12}}} = \underline{\underline{4096 \text{ numbers}}}$$

14) 39-bit output



$$39 = \log_2 [\text{Value} \cdot 2^{16}]$$

$$2^{39} = \text{Value} \cdot 2^{16}$$


$$\text{Value} = \frac{2^{39}}{2^{16}} = \underline{\underline{2^{23} \text{ values}}}$$




EXTERNAL CONTROL




EXTERNAL CONTROL





EXTERNAL CONTROL



LOGIC: $X = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

Chapter 23 Exercises (Answers)

- 1) Briefly explain the general purpose of a state diagram.

A state diagram provides a quick visual description of a FSM.

- 2) Briefly explain why do individual states in state diagrams have unique, self-commenting labels.

The states in FSMs have unique labels to differentiate them from other states. The states in FSM use self-commenting labels to help humans more quickly understand the operation of the FSM.

- 3) Briefly explain why we typically omit clock signals from state diagrams.

We omit clock signals from state diagrams to make them easier to understand. The assumption made by state diagrams is that all transitions occur synchronized to a clock edge. Transitions that are not synchronized with a clock edge must have other information included so that the human reader knows how they operate.

- 4) Briefly explain why we label unconditional transfers with some type of "don't care" symbol.

The don't care signal alerts the human reader of the FSM that a given transition happens unconditionally, meaning the given transition is not dependent on any external or internal signal.

- 5) Briefly explain why PS/NS tables don't include clock signals.

PS/NS tables don't include clock signals for two reasons. First, it would be really had to do so, and if you figured out a cool way, the PS/NS table would become harder to understand. Second, most transitions in FSM are synchronous, so the clock signal in the PS/NS table is implied.

- 6) Briefly explain how we represent asynchronous signals in state diagrams.

Asynchronous signals are singly directed arrows that are directed to a state in the state diagram but do not emanate from a state in the state diagram. These arrows effectively come out of "nowhere", which differentiates them from synchronous transitions.

- 7) Briefly explain the main function of an FSM's next-state decoder.

The next-state decoder provides the logic that determines the next state of the FSM. Inputs to the NS decoder are typically the current state of the FSM and external inputs. Outputs of the NS decoder provide the excitation inputs for the state registers.

- 8) Briefly explain the main function of an FSM's output decoder.

The output decoder provides the logic that determines the exact form of the FSM's outputs. The output decoder typically has inputs of the state of the FSM and external inputs. Output decoders can implement two different types of outputs: Mealy-type outputs and Moore-type outputs.

- 9) Briefly explain the main purpose of an FSM's state registers.

The FSM's state registers are the FSM's memory and thus hold the "state" of the FSM. Thus, the state of the FSM is officially the values being stored in the state registers.

10) Briefly explain the difference between Moore and Mealy-type outputs on FSMs.

Moore-type outputs are a function of the FSM's state only. Mealy-type outputs are a function of the FSM's state and at least one external input.

11) Briefly describe why it is most convenient to not place Mealy-type outputs in the state bubbles.

We place Mealy-type outputs outside of the bubble because they are a function of both state and external inputs. Because of this, we place the Mealy-type outputs next to the external input(s) that determine the conditions associated with the FSM's state transitions.

12) Briefly describe why it is most convenient to place Moore-type outputs in the state bubbles.

We place the Moore-type outputs in the state bubble because Moore-type outputs are strictly a function of the state of the FSM.

13) Briefly explain what is meant by the term "unused state" in an FSM.

An unused state in a FSM is a state that could be represented by the FSM's state registers but is not included in the FSM's state diagram.

14) Briefly explain what is meant by the term "hang state" and how an FSM can end up in a hang state.

A hang state is a state in a FSM that is an unused state that is not necessarily included in the FSM's state diagram. Hang states do not have a designed method for returning to any of the used states in the FSM.

15) Briefly explain the difference between a hang state and an unused state in an FSM.

An unused state may or may not be able to transition back to a used state in the FSM's state diagram. A hang state is not able to purposely transition back to a used state in the FSM's state diagram.



16) Briefly explain the main strategy behind designing an FSM to be self-correcting.

A FSM that is self-correcting has all unused states (if any) purposely directed back to a state currently used in the FSM's state diagram. In this way, if the FSM finds itself in an unused state, it will transition back to a used state.

17) Briefly explain why some FSM designs inherently do not have hang states.


Some FSMs do not have hang states because there are no unused states in the FSM. This means that every possible combination of the FSM's state variables represents a valid state in the FSM.



18) If the conditions were not mutually exclusive, the same set of conditions could be associated with two different transitions; in this case, the FSM would not know the correct transition to take.



UP	DN	CNT	CNT+
0	0	0	00
0	0	0	01
0	0	1	11
0	0	1	10
0	1	0	11
0	1	0	00
0	1	1	00
0	1	1	01
1	0	0	11
1	0	0	10
1	0	1	00
1	0	1	01
1	1	0	00
1	1	0	01
1	1	1	00
1	1	1	01

TABLE
DEFINES
DECODER





NS Decoder


UP	PS	NS
0	0	00
0	0	01
0	1	10
0	1	11
1	0	01
1	0	10
1	1	11
1	1	00


defines decoder

Output Decoder

PS	CNT	
0	0	0001
0	1	0010
1	0	0100
1	1	1000



which is of course a standard decoder






up	CNT	NS
0000	0000	000
0000	0001	001
0000	0010	010
0000	0011	011
0000	0100	100
0000	0101	101
0000	0110	110
0000	0111	111
0000	1000	000
0000	1001	001
0000	1010	010
0000	1011	011
0000	1100	100
0000	1101	101
0000	1110	110
0000	1111	111
0000	0000	000

Defines NS Decoder




EVEN	CNT	CNT
0	000	001
0	001	011
0	010	011
0	011	101
0	100	101
0	101	111
0	110	001
0	111	001
1	000	010
1	001	010
1	010	100
1	011	100
1	100	110
1	101	110
1	110	000
1	111	000





← Defines NS Decoder

3) state diagram






4) State Diagram





EVN	cnt	RCO
0	000	0000000000
0	001	0000000000
0	010	0000000000
0	011	0000000000
0	100	0000000000
0	101	0000000000
0	110	0000000000
0	111	0000000000
1	000	0000000001
1	001	0000000001
1	010	0000000001
1	011	0000000001
1	100	0000000001
1	101	0000000001
1	110	0000000001
1	111	0000000001

Defines both NS decoder and output decoder





FOR	CNT	CNT+
0	00	00
0	01	01
0	10	11
0	11	11
1	00	01
1	01	10
1	10	11
1	11	00

NS Decoder


CNT	COUNT
00	100001
01	110010
10	011000
11	101010

output decoder definition


5) STATE DIAGRAM




6)



7)



count sequence has 6 unique values, so we need 3-bits of states in the state registers, we'll use 0-5 to represent the six count values



up	CNT	CNTT
0	000	000
0	001	001
0	010	010
0	011	011
0	100	100
0	101	101
0	110	000
0	111	000
1	000	001
1	001	010
1	010	011
1	011	100
1	100	101
1	101	110
1	110	000
1	111	000


defines NS DECODER

} For self correction


} for self correction

CNT	COUNT
000	0000
001	0010
010	0100
011	0110
100	1000
101	1010
110	0000
111	0000


Defines output decoder



state diagram



{ 2, 17, 23, 11, 30 }
 ↳ 5 value so we need 3 bits to represent



NS DECODER



CNT	CNT+
000	001
001	010
010	011
011	100
100	101
101	010
110	010
111	010

} self-correction

output decoder Definition

Cnt	count
000	00010
001	10001
010	10111
011	01011
100	01110
101	00000
110	00000
111	00000

} unused states



You'll know you're in unused state if count = "00000"

CHAPTER 14 EXERCISES

①

- 1) a) A periodic signal repeats itself after a given period of time
 - b) Period is the amount of time required for a periodic signal to repeat itself (measured in seconds)
 - c) The frequency is the number of times a periodic signal repeats itself in a given amount of time
 - d) The duty cycle is the percentage of a period that a periodic signal is in the high state
- 2) Non periodic signals do not have constant periods so the notion of duty cycle makes no sense.


3) $t_x = 30 \text{ ns}$ $t_y = 25 \text{ ns}$

Period = 55 ns

Frequency = $1/55 \text{ ns}$ = $0.018 \times 10^9 \text{ s}^{-1}$ = 18.2 MHz

Duty cycle = $\frac{30 \text{ ns}}{55 \text{ ns}}$ = 54.5%

4)



$\frac{t_x}{t_x + t_y} = DC$

$t_x = DC (t_x + t_y)$

$\frac{t_x}{DC} - t_x = t_y$

$\frac{14 \text{ ns}}{.7} - 14 \text{ ns} = t_y = \underline{6 \text{ ns}}$

freq = $\frac{1}{6 \text{ ns}}$ = 0.167×10^{-9}
= 167 MHz


5) FREQ = 50 MHz

PERIOD = $1/50 \times 10^6 = 0.020 \times 10^{-6} = \underline{\underline{20 \text{ ns}}}$


DC = 0.4

$t_a = 0.40 \times 20 \text{ ns}$

$= \underline{\underline{8 \text{ ns}}}$



6) DC = 20%



$t_b = 20 \text{ ns}$

$\frac{t_a}{t_a + t_b} = 0.2$

$t_a = 0.2 (t_a + t_b)$

$\frac{t_a}{0.2} - t_a = t_b$

$4t_a = t_b$

$t_a = \frac{t_b}{4} = \frac{20 \text{ ns}}{4} = \underline{\underline{5 \text{ ns}}}$

PERIOD = 25 ns

FREQ = 40 MHz

7)



DC = 0.4

PERIOD = 32 ns

FREQ = 31.3 MHz

DC = 0.40

$\frac{t_a}{t_a + t_b} = 0.4$

$t_a = 0.4 (t_a + t_b)$

$t_a - 0.4t_a = t_b \Rightarrow 20 \text{ ns} - 0.4(20 \text{ ns}) = t_b$

$t_b = 12 \text{ ns}$

8)



DC = 80%

period = 360 ns

freq = 2.78 MHz

$$\frac{t_a}{t_a + t_b} = DC$$

$$t_a = DC(t_a + t_b)$$

$$t_a - DC t_a = t_b$$

$$t_a \cdot 0.8 t_a = t_b$$

$$0.2 t_a = 60 \text{ ns}$$

$$t_a = 300 \text{ ns}$$

9)

$$t_{su} = 6 \text{ ns}$$

$$t_{FF} = 20 \text{ ns}$$

$$t_{HS} = 2(10 \text{ ns}) = 20 \text{ ns}$$

$$20 \text{ ns} + 20 \text{ ns} + 6 \text{ ns} = 46 \text{ ns}$$

$$\text{min period} = 46 \text{ ns} + 0.1(46 \text{ ns})$$

$$\text{min period} = \underline{50.1 \text{ ns}}$$

$$\text{max freq} = 19.96 \text{ MHz}$$

10)

$$46 \text{ ns} + 20 \text{ ns} = 76 \text{ ns} = \text{min period}$$

$$= \underline{13.2 \text{ MHz}}$$

11)

$$\text{period} = 1/F = 50 \text{ ns}$$

$$\text{min period} = 2(t_g) + t_{su} + t_{FF} = 18 \text{ ns} + 8 \text{ ns} + 17 \text{ ns}$$

$$= 43 \text{ ns}$$

$$50 \text{ ns} - 43 \text{ ns} = \text{Safety margin}$$

$$= \underline{7 \text{ ns}}$$

$$\begin{aligned}
 (2) \quad \text{min period} &= t_{FF} + 2(t_g) + t_{su} \\
 &= 20\text{ns} + 16\text{ns} + 5\text{ns} \\
 &= 41\text{ns}
 \end{aligned}$$

$$\begin{aligned}
 \text{min period} &= 41\text{ns} + 0.2 \times 41\text{ns} \\
 &= 41\text{ns} + 8.2\text{ns} = \underline{49.2\text{ns}}
 \end{aligned}$$

$$\text{MAX FREQ} = \underline{20.3\text{ MHz}}$$

25
Chapter 26 Exercise Solutions

- 1) What is the minimum number of states in a state diagram you would need to obtain a 7/17 duty cycle on an external blinking LED? Briefly explain the reasoning behind your answer.

Answer: Since both numbers are prime number, you would need a state diagram with 17 states.

- 2) Briefly describe an application where a sequence detector would be useful.

Answer: digital combination locks, automatic resets for circuits

- 3) Briefly describe the operational difference between a FSM with a Moore-type output and a functionally equivalent FSM with a Mealy-type output. Consider both FSMs to have equivalent clock frequencies.

Answer: Mealy-type FSM typically have fewer states in the associated state diagram. FSMs with Mealy-type outputs can respond faster to given circuit conditions (referring to the fact that Mealy-type outputs are a function of both state and the external inputs).

- 4) Briefly describe two advantages to using a FSM exclusively Mealy-type outputs over a functionally equivalent FSM with exclusively Moore-type outputs.

Answer: FSM with Mealy-type outputs will naturally have less states than the equivalent Moore-type FSM, which may lead to less storage requirements in the state registers. The Mealy-type outputs can respond quicker to external outputs because the outputs can change immediately. An equivalent Moore-type output has to wait until the next clock cycle to respond.

- 5) We often consider FSMs as “reacting”. In the context of controlling a digital circuit, briefly describe what we mean by “reacting”. Be sure to describe what the FSM is reacting to and what the ramifications of these reactions do in a holistic view of the FSM.



Answer: We typically use FSMs as circuits that control other circuit. When we say “react”, we mean that the output of a Mealy-type FSM can change immediately rather than having to wait for the next FSM active clock edge as is required by a Moore-type output.


- 6) Briefly explain why it is that FSMs with Mealy-type outputs can react faster than an equivalent FSM with Moore-type outputs.

Answer: We can think of Mealy-type outputs as reacting faster because they are a function of external inputs (meaning they can change when the external input changes). Moore-type outputs must wait for the next active clock edge before they can respond.


25.8 Chapter Exercises

- 1) What is the minimum number of states in a state diagram you would need to obtain a 7/17 duty cycle on an external blinking LED? Briefly explain the reasoning behind your answer.
- 2) Briefly describe an application where a sequence detector would be useful.
- 3) Briefly describe the operational difference between a FSM with a Moore-type output and a functionally equivalent FSM with a Mealy-type output. Consider both FSMs to have equivalent clock frequencies.
- 4) Briefly describe two advantages to using a FSM exclusively Mealy-type outputs over an functionally equivalent FSM with exclusively Moore-type outputs.
- 5) We often consider FSMs as “reacting”. In the context of controlling a digital circuit, briefly describe what we mean by “reacting”. Be sure to describe what the FSM is reacting to and what the ramifications of these reactions do in a holistic view of the FSM.
- 6) Briefly explain why it is that FSMs with Mealy-type outputs can react faster than an equivalent FSM with Moore-type outputs.
- 7) Use the following state diagram to complete the two timing diagram provided below. Show how the inputs affect the state transitions and outputs Z by filling in the “state” and “Z” lines in the timing diagram. Assume all setup and hold times are met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal. Assume CLR is an asynchronous, active low input.







- 8) The following timing diagram completely specifies an FSM. Use the following timing diagram generate the state diagram that would generate the listed timing diagram. For this problem, assume the CLR input to be an asynchronous active low input that places the FSM into the appropriate state. Assume all setup and hold times have been met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal.





- 9) Use the following state diagram to complete the timing diagram provided below. Show how the inputs affect the state transitions and outputs Z by filling in the "state" and "Z" lines in the timing diagram. Assume all setup and hold times have been met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal. Assume CLR is an asynchronous, active low input.








CIRCUIT CONTROLLED
(FSM)




CIRCUIT CONTROLLED
(FSM)




CIRCUIT CONTROLLED
(FSM)



CIRCUIT CONTROLLED
(FSM)







system clock = $4 \times 40kHz =$

160 kHz

Circuit Controlled


MOORE outputs




system clock = $5 \times 100kHz =$

500 kHz


MOORE outputs



Circuit controlled




Circuit & External Control








MOORE outputs





could be done with more states



Circuit controlled







Circuit control





Circuit control

12) SEQ = 1011, NON RESETTING




13) SEQ = 1011, Resetting




Circuit control

14) SEQ = 01011 NON-Reset




Circuit Control



Resets



15)

Mealy




Circuit Control

SAME AS ABOVE




MOORE




MEALY

Circuit Control




Seq: 101 Non repeating
110





MOORE


Circuit control



MEALY




MOORE




MEALY

CIRCUIT & EXTERNAL CONTROL

RST would be ASYNCHRONOUS input on state registers



MOORE





MEALY

CIRCUIT & EXTERNAL CONTROL


RST would be ASYNCHRONOUS input on state registers

20) SEQ = 1101
 Resetting

Circuit Control





MOORE




MEALY

21) SEQ = 1101
 Non-Resetting



MOORE





Circuit Control 1



Circuit Control




23) NON-Resetting




110010

Circuit Control

24) 10011
Resetting






Circuit Control




25) Non Resetting

Circuit Control









Resetting
MOORE




27) 10110
non-resetting






101101

Circuit control




2A)




Circuit control

$$\bar{s}_1 \cdot \bar{s}_2 \cdot s_3 + \bar{s}_1 \cdot s_2 \cdot \bar{s}_3 + s_1 \cdot \bar{s}_2 \cdot \bar{s}_3 = X$$




S1	S2	S3		
0	0	0	0	V
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	0	V


307



Circuit Control




31)







LOCK=1 : LOCK ON
 LOCK=0 : LOCK OFF

Circuit Control 1




32)



Circuit Control


33)


Circuit Control I





34)

Circuit Control I.









CIRCUIT Control 1




36)






Circuit Control




37)






Circuit Control




38)





Circuit, control



39)





Circuit Controlled




26.7 Chapter Exercises

1) The block diagram on the right shows a model of an 8-bit counter. Use the following assumptions in order to complete the following timing diagram. Assume propagation delays are negligent.

- The LD input enables the DIN loading into the counter
- The RESET input is an asynchronous and active low used to reset the counter
- The COUNT output shows the current value stored by the counter
- The counter counts up when the UP input is asserted (active high) or down otherwise. All count operations are synchronous.




- 2) Show a schematic that uses two standard 8-bit up counters to implement a 16-bit up counter.
- 3) In your own words, describe how it is that a counter can replace an accumulator in certain circumstances.
- 4) Briefly describe the difference between the RCO when the counter is counting up verse counting down.





3) A COUNTER CAN REPLACE AN ACCUMULATOR WHEN THE ACCUMULATOR IS ACCUMULATING 1'S OR 0'S. IN THIS CASE, THE COUNTER SIMPLY INCREMENTS (ADDS 1),





4) WHEN A COUNTER IS COUNTING UP, RCO INDICATES WHEN THE COUNTER'S OUTPUT IS AT ITS MAXIMUM VALUE. WHEN A COUNTER IS COUNTING DOWN, THE RCO INDICATES WHEN THE COUNTER IS AT ITS MINIMUM VALUE.




NOTES: $up = 1$: counter increments
 $up = 0$: counter holds





NOTES: $up = 1$ counter increments
 $up = 0$ counter holds







EXTERNAL CONTROL




NOTES: counter increments when up = 1; otherwise counter holds count






EXTERNAL CONTROL







INTERNAL CONTROL







9)




Circuit controlled


10)




up = 1: increment
up = 0: HOLD
LD HAS PRECEDENT OVER UP





Circuit controlled





we loaded the register with "0" for genericity! this simplifies the state diagram













NOTE: sel is NOT LISTED IN wait state. BECAUSE AS A "DON'T CARE" IN THAT state

CLR is officially a MUX-type output AS INDICATED BY HOW IT IS LISTED IN wait state. NOTE THAT IN OTHER states we list it as we would a MOORE-type output (IN THE STATE BUBBLE) TO MAKE THE STATE DIAGRAM NEATER.



NOTE: clock signals, control signals, AND status signals are NOT LISTED IN ORDER TO MAKE circuit schematic more neater.

Circuit controlled














CLR TAKES precedence OVER up input



Circuit controlled







16)




CLR input to counter has higher precedence than up input

Circuit Controlled



17)






Circuit Controlled





up = 1 : increment } COUNT
up = 0 : HOLD





Circuit controlled







up = 1 : increment } COUNT
up = 0 : HOLD




Circuit controlled









24) Count 0-15
3-15




Circuit has internal control




25)




internal control







26)




internal control






30)




8-15
10-15
7-15


LD TAKES
PRECEDENCE
OVER UP





31



LD TAKES
PRECEDENCE
OVER UP





32)



LD HAS PREFERENCE OVER UP

Internal Control



33)



UP=1 ⇒ increment
UP=0 ⇒ HOLD




Internal Control

34)






EXTERNAL & Internal Control

35)




Circuit controlled




36




Circuit Controlled






37)







Circuit controlled







INTERNAL Control

up=1: increment
up=0: HOLD




CIRCUIT controlled


32 00110010





41)



40 = 0x28 = 101000
 50 = 0x32 = 110010




up = 1: increment
 up = 0: hold



CIRCUIT control


CIRCUIT HAS EXTERNAL AND CIRCUIT (FSM) CONTROL






DECODED SPEC

a	b	s	valid
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


43)





Data is incoming DATA
 NUM IS THE VALUE WE CHECK FOR



circuit HAS circuit control (FSM)




up = 1 : increment
up = 0 : decrement



FSM: 1001

Circuit HAS ~~DATA~~
Circuit AND with
INTERNAL control





FSM: 11011

Chapter Exercises

CHAPTER 27

- 1) Use the block diagram on the right to complete the timing diagram below. Consider the circuit to be a 4-bit shift register (shifts from right-to-left) that is active on the rising-edge triggered of the clock signal. Consider the line labeled "Q" to represent the 4-bit value stored by the shift register and the "data_out" output to represent the value of the highest order bit stored by the shift register. Assume the initial value stored by the shift register is 0xC. Ignore all propagation delay issues with this circuit




- 2) The block diagram on the right shows a model of a universal shift register; use this model to complete the timing diagram listed below. Consider the following:

SEL = "00": hold


SEL = "01": parallel load of D_LOAD data

SEL = "10": right shift; DL_IN input on left

SEL = "11": left shift; DR_IN input on right




- The rising edge of the CLK signal synchronizes all shift register operations
- Propagation delays are negligent.
- Initial D_OUT value is 0xAB



0011 | 1100 1001 | 0011



3) Complete the following timing diagram. The SEL inputs are the control inputs to an 8-bit universal shift register. Assume that all operations are synchronized with the rising edge of the clock signal. Assume that propagation delays are negligible. Be sure to state any other assumptions you need to make in order to complete this problem. Assume the 0x39 is the initial value stored by the shift register. Assume "D_OUT" is an 8-bit output representing the value stored by the shift register.

- SEL = "00": rotate right
- SEL = "01": rotate left
- SEL = "10": divide by 8 (bit stuff 0's)
- SEL = "11": multiply by 8 (bit stuff 0's)




4) The block diagram on the right shows a model of an 8-bit counter. Use the following assumptions in order to complete the following timing diagram. Assume propagation delays are negligible.

- The LD input enables the DIN loading into the counter
- The RESET input is an asynchronous and active low used to reset the counter
- The COUNT output shows the current value stored by the counter
- The counter counts up when the UP input is asserted (active high) or down otherwise. All count operations are synchronous.




- 3) Complete the following timing diagram. The SEL inputs are the control inputs to an 8-bit universal shift register. Assume that all operations are synchronized with the rising edge of the clock signal. Assume that propagation delays are negligible. Be sure to state any other assumptions you need to make in order to complete this problem. Assume the 0x39 is the initial value stored by the shift register. Assume "D_OUT" is an 8-bit output representing the value stored by the shift register.


- SEL = "00": rotate right
- SEL = "01": rotate left
- SEL = "10": divide by 8 (bit stuff 0's)
- SEL = "11": multiply by 8 (bit stuff 0's)



- 4) Use the schematic diagram to complete the Q output. The Q output is a 4-bit bundle; the starting state of Q is listed in the timing diagram as a hex value (4-bits).. Assume that propagation delays are negligible.





- 5) Use the schematic diagram to complete the Q output. The Q output is a 4-bit bundle; the starting state of Q is listed in the timing diagram as a hex value (4-bits).





DESIGN PROBLEM SOLUTIONS cktp 28





1



Sel	ACTION
00	HOLD
01	SH RIG
10	SH LEFT
11	LOAD










CIRCUIT controlled







Sel	ACTION
00	HOLD
01	SH RIG
10	SH LEFT
11	LOAD

CIRCUIT controlled












sel	ACTION
00	HOLD
01	SH RIG
10	SH LFT
11	LOAD



Circuit controlled






So... if this bit is '1',
The circuit rounds up
by adding '1' to the
shifted result

sel	ACTION
00	HOLD
01	SH R
10	SH L
11	LOAD






Circuit controlled



Sel	Action
00	HOLD
01	SHR
10	SHL
11	LOAD




Assume OP does not change AFTER Button Press



Sel	Action
00	HOLD
01	SHR
10	SHL
11	LOAD


COUNTER COUNTS THE NUMBER OF TIMES A '1' IS IN MSB POSITION.

11)




RIGHT SIDE



12)




RIGHT SIDE





13)




14)



SHIFTS LEFT





15)






sel	
00	HOLD
01	LOAD
10	SHL
11	SIR

needs extend 3 bits to handle 5x



BTN/SEL = 00





17)

