FreeRange

Digital Design Foundation Modeling Solutions Manual

Chapter 1 Exercises (Answers)

1) List and briefly describe the basic definition of digital design.

ANS: Digital design is the act of creating a digital circuit to solve a given problem.

2) Briefly explain why there is no good off-the-shelf textbook for digital design courses.

ANS: Digital design textbooks have not kept up with current technology. They teach concepts that primarily support the easy generation of exam problems. The main problem, however, is that they teach little or no actual digital design concepts. But they do primarily teach stuff that you'll forget ten minutes after you're tested on it.

3) List a few websites where you can purchase inexpensive digital design texts.

ANS: ebay.com, addall.com, alibris.com

4) Briefly describe the main goals of Digital Design Foundation Modeling.

ANS: To provide an approach to teach and describe digital circuits in a uniform and simple manner. DDFM leverages the fact that individual digital circuits are relatively simple to understand at the operational level. DDFM also presents a "structured" approach to digital design in that any digital circuit can be constructed from a set of relatively simple digital modules, which we refer to as digital design foundation modules.

5) Briefly describe the three main types of design.

ANS: Brute Force Design (BFD), Iterative Modular Design (IMD), and Modular Design (MD).

6) Briefly describe the four ways you can control a digital circuit.

ANS: 1) no control, 2) external control, 3) internal control, and 4) circuit control.

Chapter 2 Exercises (Answers)

1) The analog world we live in has many people who seem to thrive on the use of digital photography. Practically everyone it has a digital camera, or has the equivalent on his or her cell phone or computer. A conversion from analog to digital occurs somewhere in the camera. Where exactly does this analog-to-digital (ADC) occur? Explain as best you can.

ANS: The conversion occurs at the light sensor. The photons cause charge to collect, the collected charge has a voltage potential, which is an analog value. That voltage is converted to a digital value, which is what the camera uses for its processing. These digital values (representing light intensities of red, blue, and green light) are converted back to analog so they can be displayed on the visual display device (LED, OLED, etc.).

2) Although the dimmer effectively provides what a continuous range of light frequencies between the ON and OFF limit, how can it possibly still be digital in nature? Explain as best you can.

ANS: The dimmer works by changing the duty cycle of a pulse width modulated signal. This means that if the light is half bright, the light is only on 50% of the time. You don't notice this because it happens to fast for the human visual system (HVS) to detect.

3) In reference to analog and digital cameras, describe the difference between analog zoom and digital zoom.

ANS: The analog zoom is a true zoom and is based on optics in place before the sensor. Digital zoom is a form of digital image processing and happens after the image has already been converted from analog to digital.

4) There are analog computers out there. Briefly describe what an analog computer entails. Feel free to look this up online.

ANS: Analog computers use a continuous range of physical attributes rather than the discrete 1's & 0's of digital computers. Stuff like slide rules and old clocks are forms of analog computers.

Chapter 3 Exercises (Answers)

1) Briefly explain the general purpose for a model.

ANS: The general purpose of a model is to describe something.

2) Is there one correct model for anything? Briefly explain your answer.

ANS: There is no one correct model for anything in general. The best model for anything is the model that transfers the most amount of useful information in the fastest manner.

3) Briefly describe the attributes of the "best" model for anything.

ANS: The best model for anything is the model that provides the most useful information for your purposes. If you're hoping for low-level details and get a model with high-level details, it will not be a good model for you.

4) List some of the pros and cons of not having stringent rules regarding basic black box modeling techniques.

ANS: Not having rules allows you the freedom to express models in a way that deem the most clear and the most informative. Having rules prevents you the freedom of expression and causes your soul to slowly die until you want nothing more than to become an academic administrator.

5) One of the themes of this chapter is the hierarchical design approach. Would it be possible to have too many levels for a given design? Explain your answer without being too verbose

ANS: You can have too many levels for a design. The idea is to present designs in an understandable manner; having an inappropriate number of levels reduces the understandability of the model. This means that too many levels or too few levels are equally as problematic in the context of understanding.

Chapter 3 Exercises (Answers)

1) Briefly explain the general purpose for a model.

ANS: The general purpose of a model is to describe something.

2) Is there one correct model for anything? Briefly explain your answer.

ANS: There is no one correct model for anything in general. The best model for anything is the model that transfers the most amount of useful information in the fastest manner.

3) Briefly describe the attributes of the "best" model for anything.

ANS: The best model for anything is the model that provides the most useful information for your purposes. If you're hoping for low-level details and get a model with high-level details, it will not be a good model for you.


4) List some of the pros and cons of not having stringent rules regarding basic black box modeling techniques.

ANS: Not having rules allows you the freedom to express models in a way that deem the most clear and the most informative. Having rules prevents you the freedom of expression and causes your soul to slowly die until you want nothing more than to become an academic administrator.

5) One of the themes of this chapter is the hierarchical design approach. Would it be possible to have too many levels for a given design? Explain your answer without being too verbose


ANS: You can have too many levels for a design. The idea is to present designs in an understandable manner; having an inappropriate number of levels reduces the understandability of the model. This means that too many levels or too few levels are equally as problematic in the context of understanding. CHAPTER 3 Greatcises

Distant.




(Best Fricond) See DOG


Compost Pile




2) MICHOWAVE OVEN





·b) (calculater)



c) (TELEVISION)







$$SDLUTIONS CNEP 4$$
1) HER IS USED IS A STOLE GAID NOTIFICAN FOR BUNKERY
2) a) 235500000 = 235.5M
b) 45×10⁻⁴ = 4.5 ×10⁻³ = 4.5m
c) 241.3 ×10⁸ = 24.13 ×10⁹ = 24.13 G
d) -33.8 ×10⁻⁴ = -3.38 ×10⁻³ = -3.38 m
e) 0.00303 ×10⁻⁴ = 303 × 10⁻⁹ = 303n
f) 0.146 ×10⁸ = 14.6 ×10⁶ = 14.6 M
g) 0.0000000253 ×10⁴ = 253 ×10⁻⁶ = 253m
b) 8.355 ×10⁷ = 83.55 ×10⁶ = 83.55m
3) a) 235500000 = 235×10⁶ > 23.55 ×10⁶
 $\sim LAR2602$

b) 4.5m = 4.5×10-3 45×10-4 = 4.5×10-3

Equal

c) 241.3M = 241.3×106 241.3×108 = 2.41×106

4) o, CAREN 153 Lb Rock Z SORT of THE SAME AS • CAREN 153 OF or written STENEAGE UNARRY 5) a) 111 ar ...

1-----

(b)
$$4 = 7 2^4 = 16$$

 $8 = 7 2^8 = 256$
 $12 = 7 2^{12} = 4096$

8) Because DIGITAL CIRCUITE AND IMPlenented WITH TRANSISTERS THAT ARE (Generally speaking) on or OFF.

9) TOUGH PROPHER to WORD

$$E_{X:}$$
 3 bits \Rightarrow PANGE = $0 \Rightarrow 2^{3} - 1 \Rightarrow 0 \Rightarrow 7$
MIDDLE 2 NUMBER IN RANGE = 3,4
closed FORM FORMULA = $2^{X-1} - 1$, 2^{X-1}

Test this 4 bits => 0 - 15 $2^{\chi-1} - 1 = 7$ $2^{\chi-1} = 8$ $100 \text{ ks } 6000^{1}$

0)

	As B C P	+		Ċ
(0)	0000	na foreign and a second and the second a	80, 1.2.3	4, 5, 6, 7, 8,
	0001	~	21 9 9 11	1, 2, 8, 7, 8,
	0011	5 5 14 martin calancer menore - 14 10 (2 %), 446 \$10 colored between between colored (9	, 10, 1 3
	0100	3		minumita na fanoanata na akampasanata lana tanana any kany kanyina Barahada bakaban Bara a fa
	0,00	3 4 5 6		
	CONTRACTOR CONTRA	and the PENNESS shares a second se	nandroland di ancendratione	
	1080	sng the		
		8	n i sina ti ni fugene si aj cina.	
		8 9 10		
		processing and		
$\langle . \rangle$	NUM BIR =	1 105 2 X	where Kic The P	male
	a) [105 2 3]	= 2		
	6) 6			
	c) 8			
	d) 8			
	E) 12			
	F) 8			
[2]	onique 45	×		
	a) $2^{k} = 64$	$\sum o$,63]	
	b) $2^{10} = 10$	24 Co	, 1023]	
	c) 2 ^e = 25		0,255]	
	I have the f	e Epseu		

e) 29 = 512

-

CHAPTER & DESIGN PREDIEMS

Example #'s D + Ht. DD 8.00 8800 8800

Example Convorsion to Vecimal 8° 8' 8° 8-1 8-2 D 7 Ht. DD

Solution: 4×82 + 0×8' + 3×80 + 7×8-1 + 6×8-2

CHAPTER 5 EXERCISES SOLUTIONS

1

 $(\mathbf{1})$

1) IT WORKS BASED ON POWERS OF Z; GROUPS OF 5 WOULD INT WORK. z) a) OIII 10010001 BOD to Decimal 7 9 1 => 791 0001 0000 0011 0110 Ben =7 1036 6) 03 4377 to BCD **C**) 0100 0011 OIL OIL BCD d) 70023 to BOD 0111 0000 0000 0010 0011 BCP c) 4AC16 to Decimal 4×162 + 10×16 + 12×16° = 7 f) 782 Bib to Decimal 7×163 + 8×162 + 2×161 + 11×160 = 7 3) 101102 to Decimal $2^4 + 2^2 + 2^1 = 7$ H) loully to be made $2^{5} + 2^{3} + 2^{2} + 2^{1} + 2^{0} = ?$ () 3) a) 110110112 * 8 = 110110110002

b) 10110110 - 16 = 1011.01102

(2)
(3)
$$3AB_{16} \times 8$$

(3) $4A \mp F_{16} \div 32$
(4) $4A \mp F_{16} \div 32$
(5) $6A.12$, 8 is the United Value, so
The min Protect Value, so
The min 15 12
(6) 100110110 112
1 5 8.8 to Creater
(10) 11010 112
1 5 8.8 to Creater
(10) 10110 112
(10) 100
(10) 1011
(11) 100
(10) 1011
(11) 100
(10) 1011
(11) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10) 100
(10)

 \sim

9) 0011 <> 1100 = A DISTANCE of 4

3

12) RIGHT-MOST NO SECOND FROM LEFT ARE NOT UDG

$$\begin{array}{c} (3) \\ (3)$$

14) 16-Brt one Hot cope

CONE CHINARY	Hex Equivalant
0000 0000 000000000000 0000 0000 0000000	0001 0002 0004 0008
	0010 0020 0040 0080
	0100 0200 0400 0800
	1000 2000 4000 8000

17) A 473.116

A473 10 16

18) B321. AZ16 × 4096

 $4096 = 16^3$

ANS B321 A2016

 $\begin{array}{l} 19 \end{array} 110 110, 10_{2} \times 64 \qquad 64 = 26 \\ \hline 1010, 100, 1000000 = 11011010000002 \\ \hline 20 1 10.1001_{2} \times 256 \qquad 256 = 28 \\ \hline 1010010000_{2} \end{array}$

 \bigcirc

1) 00000 00010 00110 00100 00100 00100

NUM	BCD	UDC
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
4	0101	1140
6	0110	1111
7	0111	1011
8	1 000	1001
0	1001	1000

CHAPTER 5 DESIGN PRESIDEN Solutions

≥)

Num	BIN	UDC
0	0000	
(0001	
2	0010	
3	0011	
4599	0100	
5	0101	
9	0110	
1	0111	
8	1000	
9	1001	
10	1010	
. (1011	
12	1100	
13	1101	
14	1110	
15	fiir()	
	4 EFFE	

4)

5)

3

- Would be A GOOD CODE FOR A MOISY ENVIRONMENT

(2)

- * Many possible Solutions





- 1) THE TRUTH TABLE FORMS THE BASIS OF ITERATIVE VESION
- 2) WE STANT WITH BFD BECHIE We need to bearn to CRAWL BEFORE WE LEARN to RUN.
- 3) IT'S Brute FORCE" BECAUSE WE MUST GRIND CHT A SOLUTION ON A LOW LEVEL. THE NOTION OF BRUTE FORLE REFORS to New methicient This STUN OF PERGN IS.
- 4) I GAN'T THINK OF ANY THINK BEHAV. IT THONE IS 4 wetter Applicactly I would use the LET ME KNOW IN You THINK OF SOMETHING BELEY.
 - 5) BECHUSE WITH 4-Variables, I'M Wonforn G WITH A 16-Entry truth TABLE. IT Gets Really UGLY AFTOR THAT. FOR EXAMPLE, A 5-VARIABLE TRUTH THERE NAS 32 ROWS 6-VAYS = 64 ROWS.

$$\begin{array}{c} (b) (a) \\ \hline (c) (b) \\ F_{2} \quad \overline{\beta}2 \quad \overline{\beta}1 \quad g_{0} + \overline{\beta}2 \quad g_{1} \quad \overline{\beta}0 + g_{2} \quad \overline{\beta}1 \quad g_{0} \quad \overline{\beta}0 \\ F_{2} \quad \overline{\beta}2 \quad \overline{\beta}1 \quad \overline{\beta}0 + \overline{\beta}2 \quad g_{1} \quad g_{0} + g_{2} \quad \overline{\beta}1 \quad g_{0} + g_{2} \quad \overline{\beta}1 \quad g_{0} + g_{2} \quad g_{1} \quad g_{0} + g_{2} \quad g_{1} \quad g_{0} \\ F_{2} \quad (\overline{\beta}2 \quad \overline{\beta}0) + (\overline{\beta}2 \quad \overline{\beta}1 \quad g_{0}) + (\overline{\beta}2 \quad \overline{\beta}1 \quad g_{0}) + (\overline{\beta}2 \quad g_{1} \quad g_{0}) + (\overline{\beta}2 \quad$$

•

$$F_{2} = \overline{Tu}\overline{v} + \overline{Tu}\overline{v}$$

$$F_{2} = (T_{+}u_{+}v) \cdot (T_{+}u_{+}v) \cdot (\overline{T_{+}u_{+}v}) \cdot$$

CHAPTER 6 Stercise Solutions

3/5

7) a) F= ABC+ABC+ABC+ABC+ABC

8

$$\begin{array}{cccc} ABC & F \\ \hline 0001 & F = ABC + ABC + ABC + ABC \\ \hline 0100 & F = ABC + ABC + ABC + ABC \\ \hline 0111 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1000 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1101 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) \\ \hline 1011 & F = (A+B+C)(A+$$

b) F(A, B, C)= ABC + ABC + ABC + ABC + ABC

ABCE	F= ABC + ABC + ABC
000 0 001 1 010 1 011 0	F- (A+B+C)(A+B+C)(A+B+C)

c) F(X, Y, Z) = XYZ + XYZ + XYZ + XYZ

(RADTER G) [Stores Solutions] (4/5) F(RST) = (RASTT)(R


RST	F	
000	0	F= RST + RST + RST
100	0	
110	1	
11	0	


8 b) f(A, B, C) = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C)


1 V 1 V

	F= ABC + ABC + ABC + ABC
ABC F 00001000100010001100011000110000000000	F = ABC + ABC + ABC + ABC

8 c) F(X, Y, 2] = (X+Y+Z)(X+Y+Z)(X+Y+Z)(X+Y+Z)(X+Y+Z)







м., +

1



10) FTABLO= AB + AC 11) $\overline{ACD} + B\overline{D} + \overline{ABC} = F(A, B, C, D)$ 12) AB+ AC = F(A, B, C) 13) F= AB + AC THE TRUTH THOSE would HAVE 64 Paus. THIS IS 14) BECAUSE THERE ARE 6 IN puts, WITICH METHONS

THERE ARE 26 POSSIBLE UNLAVE CONSIMITIONS OF THE 6 IN puts.



Design Problems Sound D




1

82 = MSB BO = LSB

X=> INPUts <3 Y=> IMPUt >5


B2	31	80	X	Y
0	0	0	1	0
Ø	Ø	1	1	0
0	1	0	1	0
0		1	0	Ø
(Ø	0	0	0
1	0		0	0
1	1	0	0)
l	1	1	0)

 $X = \overline{B2} \cdot \overline{B1} \cdot \overline{B0} + \overline{B2} \cdot \overline{B1} \cdot \overline{B0} + \overline{B2} \cdot \overline{B1} \cdot \overline{B0}$ $Y = \overline{B2} \cdot \overline{B1} \cdot \overline{B0} + \overline{B2} \cdot \overline{B1} \cdot \overline{B0}$





CHAPTOR 6 DESIGN PRUDEM SOLONS


Ì



000 = \$2\$ \$1 BO + \$2 BI BO + B2 \$1 BO + B2 \$1 BO EVEN = ODD








A=MSB

B= LSB


ABC	AT BB CC
000	0 0
001	011
010	00
011	0 1
100	110
101	l L I
110	000
	001
	06

- $A = \overline{ABC} + AB\overline{C} + AB\overline{C} + AB\overline{C}$ $B = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ $C = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$
- I Simply Dan't Feel like Drogwing it! wang too Big




CHAPTER & SOLNS DESIGN PROBLEMS

6




F= ABC + ABC + ABC + ABC



SAB	BINAL	
ABCD	F2F,FO	$F_2 = A \cdot B \cdot C \cdot D$
0006	000	FI = A.B.C.D + A.B.C.D
0001	001	$F_1 = A_1 B_1 C_1 D_1 + M_1 B_2 C_1 D_1$
0011	010	Fo = A.B.C.D + A.B.C.D
0111	011	
1 1 1 1	100	


୍

$$OH$$
 $BPOS$ $F_1 = \overline{ABCO} + ABCD$ $ABCD$ $\overline{F_1 F_0}$ $F_1 = \overline{ABCO} + ABCD$ $OOOIO$ OO $F_0 = \overline{ABCO} + ABCD$ $OOIO$ OI OI $OIOO$ IO IOO IO




E

F= ABC+ABC+ABC+ABC+ABC+ABC




10)

ABCP	GUOUT
	0 0 0
0010	1º
0100	0
0101	E.
0,10	1°
0 1 1 1	1
1000	D
1001	D
1010	P
1011	0
1100	1
101	ŧ
1119	(
	D




F= ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD



NUM PRIME PIZ PRIME CK-T ABCD 00000 000) A. 0 001 L t A=MSB 0100 ŧ O I. t D=LSB 0110 ŧ 0 011 1 F_{i} t 00001 Į. 000 F= ABLD + ABLD + ABLD + ABLD 1001 ŧ l ASCO + ASCO + ASCO MIMAGO 1100 00 0 L O 0

0



0

F= ABOD + ABOD

REFUSE TO DRAW CKT t

13) CKT SW -F BC 5N A F ABC 0000 0 0 } 0 L L 1 0 Ł A=MSB 1 L l 0 O 0 C= LSB 6 (L O l 9 Ø Ò F= SWABC + SWABC + SWAB C L l 0 00 ł 000 õ + SWABC + SWABC + SWABC 1 1 10 I 1 0 + SW ABE 00 0 1 01 0 1 Ø 10 L 0 £

||)



0000 0001 0010 0010 0011
000100
00110
0100 0
01011
0110
10010
00000
11001
1 LOIL


P

F= ABCO + ABCO + ABCO + ABCO + ABCO + ABCO + ABCO 10


Chapter 7


Chapter Exercises

0000




1) Using the following Boolean equation to complete the accompanying timing diagram.





3) Does the timing diagram listed below completely define a function? Why or why not? If it does, write both SOP and POS equations that describes the function and provide a circuit diagram in both SOP and POS form that could be used to implement the circuit.


c \$ TOO CONK TO $\vec{F} = \vec{ABC} + \vec{ABC} + \vec{ABC} + \vec{ABC}$ $\vec{F} = \vec{ABC} + \vec{ABC} + \vec{ABC} + \vec{ABC}$ (SOP) 00-00 Drotw CICT Ö! 0 pragrom ō O 0 1 F= (AtBtc) (AtBtc) (AtBtc) (AtBtc) pos - 127 -A=MSB



7) Consider the previous problem... how does the ordering of the labels of A, B, and C change the outcome of the problem? Be sure to provide a complete explanation. The convex 003

net matter so Lassa As you are consistent in consuporting positions.


8) Does the timing diagram listed below completely define a function? Why or why not? If it does, write both SOP and POS equations that describes the function and provide a circuit diagram in both SOP and POS form that could be used to implement the circuit.



- 9) In your own words, under what conditions could the timing diagram of the previous problem ever be used in a real circuit setting? A CURCUIT THAT DOES NOT NEQUINE A STABLE OUTPUT.
- 10) If the following timing diagram completely specifies a function, write a Boolean expression for that function. F(A,B,C) = ABC + ABC + ABC

	1 01	ットノー	na + n	inc tainc t	MADC	1		1	1	ABC	F
B 0x6	0x0	0x1	0x2 0x7		0x7	(0×6)	0x4	0x5 (9x7)	0x3	000	i L
E										010	0
								Ħ	7	100	10
1) If the fo	llowing timi	ng diagram d	completely	specifies a funct	ion write	a Boo	lean av	11	/	10	10

11) If the following timing diagram completely specifies a function, write a Boolean expression for that function.
 F(A, B, C) =




Digital M^cLogic Design


1


Chapter 7

	APC	or why not.
B 0x6 0x0 0x1 0x5 0x7 0x3 0x7 0x6 0x4 0x5 0x7 0x3	000	0x3
, F	011	• • • • • • • • •




14) For this problem, consider the input variables to be A, B, and C and the outputs to be F1 and F2. The timing diagram below completely described functions F1 and F2. Write a Boolean expressions that describe F1 and F2
 A=MSB





Design Problems

1) Design a circuit whose output represents a square of the input. For this problem, describe your design using SOP or POS equations. Also, waste yet even more time by completing the timing diagram listed below.




2) Design a digital circuit that will be used by the head of a typical committee in academia. The input labeled "A-HOLE" is the head of the committee; the other two committee members are labeled "GOOD1" and "GOOD2". Being a typical head of a committee, the chairman of the committee has commissioned you to build this circuit in order to better serve himself. The committee has a set of switches that are used for a "secret" vote. Your mission is to modify the circuit inputs such that there is always a majority in any way the head of the committee votes. Provide a truth table and equations for your circuit; also, complete the following timing diagram in order to prove that you may know what you're doing.

	may know what	-			~			B5 = X2 XI XO + X2 XI XO
	X2 XI XO	85	64	83	BI	91	30	
	000	0	0	O	0	O	orana jesekova jedente O	B4 = X2 ×1 ×0 + ×2×1×0 + ×2×1×0
	001	0	0	0	0	Ø	1	B3 = X2X1X0 + XZXIXO
~	010	0	Ø	0	l	0	0	
11	011	0	O	l	0	0	1	B2 = X2X1X0 + X2×1X0
J.	180	Ö	1	0	Ø	0	ø	
	101	0	ì	1	Ø	0	1	BI = O
		ł					0	10= x2x1 x0 + x2x1 x0 +
		1	1	0	ന	0	J	90 - X2MX + ICH X-
		ţ	ξ.	\sim	0		e	\$2×1×1 + + + × 1×0

ſ





CHAPTER 8 EXERCISES


1) LEAVING EMPITS FLOATING HAS 2 Main Issues .

a) NOT Connecting Then Could AFFECT CIRCUT operation

- b) It will write people wonder IF You simply Farcian TO Complete THE CIRCUIT OR DUTENTIONALLY DID NOT CONNECT INPUTS
- 2) A 10-Bit RCA would the 2 10-bit inputs. SO THERE would be 10+10 = 20 TOTAL INPUTE. SO A TRUTH TIMBLE would HAVE 2²⁰ ROWS
- 3) Look AHBAD MEANS THAT YOU DON'T HAVE to wait For THE CHERY TO RIPPLE THROUGH ALL THE BITS UNTIL THE ANSWEL IS "! READY".
- 4) The cherry Frick Lower Bits "works its way", or Repairs, to the upper Bits As Madro.

Chapter Exercises


- Briefly describe why we should always connect all unused input signals to either power or ground in all digital designs. In other words, why do we not what to "leave inputs hanging" or "leave inputs floating".
- 2) If you were to design a 10-bit RCA using the BFD approach, briefly explain how many rows with the associated truth table have?
- 3) There are adders out there that fall into the category of "look ahead carry" adders. Briefly explain why these would output a result faster than a RCA.
- 4) In your own words, briefly explain how the RCA got its name.
- 5) Complete the timing diagram shown below considering the given schematic symbol.




1011


- 113 -

1010 010







5)




OUTPUT WIDTH "NWST BE ID-bits IN ORDER FOR THE OUTPUT TO BE Valid.









(3)




4







10)















B








14)




A

B

Cin





6

- 1) IF You DID Not List all independent variables, you would Not KNOW THE PROPER FORM OF STYTNDAWD SOF & POS FORMS
- z) (A) one form uses less Hampware to implement a circuit Titus SAVINGT MONEY & PONDE, & BOAMD SPACE
 - b) You may think a BUNICH OF ONE-TYPE OF LUGIC CHIP You need to use
 - c) your Boss tow you to do it out with an another
- 3) a) F = B2BIBO + BZBIBO + BZBIBO + BZBIBO + BZBIBO + BZBIBO F= (B2+BI+BO)(B2+BI+BO)(B2+BI+BO)(B2+BI+BO)(B2+BI+BO)(B2+BI+BO)
 - b) $F = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ $F = (\overline{A+B+C})(\overline{A+B+C})(\overline{A+B+C})(\overline{A+B+C})$
 - c) $\vec{F} = \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z}$ $F = (\vec{X}\vec{Y}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z})(\vec{X}\vec{Y}\vec{Y}\vec{Y}\vec{z})(\vec{X}\vec{Y}\vec{Y}\vec{Y}\vec{z})(\vec{X}\vec{Y}\vec{Y}\vec{Y}\vec{z})$
 - d) $FI = \overline{tuv} + \overline{tuv} + \overline{tuv} + \overline{tuv} + \overline{tuv}$ $FI = (\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})(\overline{tuv})$ $FZ = \overline{tuv} + \overline{tuv} + \overline{tuv} + \overline{tuv}$ $FZ = (t+u+v)(t+u+v)(\overline{tuv})(\overline{tuv})(\overline{tuv})$

(l)

4)

2

ى

Z

(a)
$$F = ABC + ABC + ABC + ABC$$

 $F = (A+B+C)(A+B+$

5) a)
$$\vec{F} = RST + RST + RST + RST + RST = C These nove the
T 5 4 z 0 Runds with
OF
$$\vec{F} = \frac{\vec{P}ST + \vec{R}ST + \vec{P}ST}{\vec{D}ST + \vec{R}ST + \vec{P}ST}$$
b) $\vec{F} = \vec{ABC} + \vec{ABC} + \vec{ABC} + \vec{ABC}$
 $\vec{F} = \vec{ABC} + \vec{ABC} + \vec{ABC} + \vec{ABC}$
 $\vec{F} = \vec{ABC} + \vec{ABC} + \vec{ABC} + \vec{ABC}$
c) $\vec{F} = xy\vec{z} + x\vec{Y}\vec{z} + \vec{x}\vec{Y}\vec{z} + x\vec{Y}\vec{z}$
 $\vec{F} = \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z} + \vec{X}\vec{Y}\vec{z} + x\vec{Y}\vec{z}$$$

$$(A) = A\overline{B} + \overline{A}\overline{C}$$

$$= A\overline{g}(C+\overline{C}) + \overline{A}\overline{C}(B+\overline{B})$$

$$A\overline{g}C + A\overline{g}\overline{C} + \overline{A}\overline{g}\overline{C} + \overline{A}\overline{g}\overline{C} = \overline{Z}(0, 2, 4, 5)$$

$$= TT((1, 3, 6, 7)$$

$$\overline{F} = \overline{A}\overline{g}(C + \overline{A}\overline{g}C + A\overline{g}C + A\overline{g}C$$

$$F = (A+\overline{G})(A+\overline{G}+C)(\overline{A}+\overline{G}+C)(\overline{A}+\overline{G}+C)$$

$$\overline{F} = (A+\overline{C})(A+\overline{G}+C)(\overline{A}+\overline{G}+C)(\overline{A}+\overline{G}+C)$$

$$\overline{F} = \overline{A}C + \overline{A}\overline{g}C + BC$$

$$\overline{F} = \overline{A}C(B+\overline{B}) + A\overline{g}C + BC(A+\overline{A})$$

$$= \overline{A}BC + \overline{A}\overline{g}C + A\overline{g}C + A\overline{g}C + \overline{A}\overline{g}C = \overline{Z}(1,3,7)$$

$$\overline{F} = A\overline{g}C + \overline{A}\overline{g}C + A\overline{g}C + A\overline{g}C + \overline{A}\overline{g}C = \overline{Z}(1,3,7)$$

$$\overline{F} = (A+\overline{G})(A+\overline{B}+C)(\overline{A}+B+C)(\overline{A}+B+C)(\overline{A}+\overline{B}+C)(\overline{A}+\overline{B}+C)$$

$$F = (A+B+C)(A+\overline{B}+C)(\overline{A}+B+C)(\overline{A}+B+C)(\overline{A}+\overline{B}+C)(\overline{A}+\overline{B}+C)$$

$$F = (A+B+C)(A+\overline{B}+C)(\overline{A}+B+C)(\overline{A}+B+C)(\overline{A}+\overline{B}$$

7) F = (A+B)(A+C)F- AB + AC = AB(C+E) AC(B+B); Expand to Standod sop = ABC + ABE + ABC + ABC B A C 8) F(VSI) = RST + RST + RST + RST + RST $F = \sum (0, 2, 4, 5, 7)$ $F = \sum (1, 3, 6)$ F = T (0, 2, 4, 5, 7) $(q) \quad q) \quad \vec{F} = RST + RST + RST + RST + RST + RST$ F = TT(0, 2, 4, 5, 7)F = Z(1,3,6)b) F = ABC+ABC+ABC+ABC F = T(0, 2, 3, 6) $F \neq (1, 4, 5, 7)$ <)F= MZ + XYZ + XYZ + XYZ $f = \Pi(2, 5, 6, 7)$ $F = \sum_{i=1}^{n} (0, 1, 3, 4)$

$$[0) F3 = \overline{ABC} + A\overline{BC} + A\overline{BC} + A\overline{BC} \quad (sop)$$

$$F3 = TT(0,1,2,7)$$

$$F\overline{3} = \overline{ABC} + \overline{ABC} + \overline{ABC} + A\overline{BC}$$

$$F\overline{3} = \overline{ABC} + \overline{ABC} + \overline{ABC} + A\overline{BC}$$

$$F\overline{3} = (A+B+C)(A+B+C)(\overline{A+B+C})(\overline$$

$$F4 = \sum (0, 1, 3, 5)$$

= $\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} (sop)$

$$F4 = \pi(2,4,6,7)$$

$$F4 = \overline{ABC} + ABC + ABC + ABC$$

$$F4 = (A+B+C)(\overline{A+B+C})(\overline{A+B+C})(\overline{A+B+C}) Pos$$

$$F5 = \overline{ABCD} + \overline{ABCD} (Sec)$$

$$F5 = TT (1, 3, 5, 7, 10, 11, 14, 15)$$

$$\overline{F5} = \overline{ABCD} + \overline{ABCD$$

F5 = (A+B+C+D)(A+B+

5

CHAPPIER & Design Prublens

1) CKT 2 FI Pz F3 K KSA BIN Ň FIR R B A $F3 = F1 \cdot F2$ 000 00 0 ю 1 01 0 0 00 0 FT = ABCD + ABCD + AVED + ABCD Ø 0 1 00 L 0 0 FI= (A+B+C+D) (A+B+C+D) (A+B+C+D) (A+B+C+D) 0 ١ О 0 0 01 0 ₽° -01 0 9 t. Ø 1 t 0 0 Ø POS 15 A SHORTON EQUATEN 00 Į. 0 0 0 1.5 Ø 1 0 Ł. Ł Ł 0 0 |. 0 00 0 1 I 0 Ł 0 0 0 0 ٦ Ł FZ = ABCD + ABCD + ABCD + ABCD Õ 0 1 1 0 0 10 0 L 1.1 0 + ABCO + ABCO 1 0 1 111 Sop is stonger (so I wont do pos) F3 = ABLD + ABCD (SOP) (men stienton) NO control FA CKT FB R FD FA = IT (0,1,2,3,4,5,6,7,8) FB = Tt(0,1,2,3,4,6,8,9,10,11,12,13,14,15)

FC=TT (0,1,2,3,4,5,6,7,8,9,12,13)

FD=T((0, 1, 2, 3, 4, 6, 7,8,9,10, 11, 12, 13, 14, 15)

THERE'S NO WAY I'M DRAWING THE CIRCUITS!


2)

ABCD	FA FB fc FD
0000	0000
0001	00000
08:0	
0100	0 0 0 0
0115	
0114	0
1000	1000
1001	1000
1012	1010
1011	1010
100	
20	000
1 91	000
$ \rangle 0 $	010
TITE	1010
	1 K S


No control


CHAY NOR 10 EXAMILLISES

- 1) They any HAVE 2 INPUTS BECAUSE THAT IS NOW THEY ARE DEFINED.
- 2) THEY ARE NOT FUNCTIONALLY COUPLE BECAUSE DIEY ON'T BE CONFIGURED TO PERFORM A COMPLIMENT FUNCTION
- 3) NO; THE GIN'T PERFORM AND & OR FUNCTIONS, THOUGH THEY CAN PERFORM COMPLIMENT FUNCTIONS




5) NANO)








 \bigcirc





 $|0) FI: \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ $= \overline{AB}(C+\overline{C}) + \overline{ABC}$ $= \overline{AB} + \overline{AB} + \overline{ABC}$ $= \overline{ABB} + \overline{ABC}$

 $F_2 = ABC + ABC + ABC$ = C(AB + AB) + ABC= C(ABB) + ABC

 $F3 = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ $= \overline{AB}(C+\overline{C}) + \overline{AB}(C+\overline{C})$ $= \overline{AB} + \overline{AB}$ $= \overline{AB} + \overline{AB}$

XOR & XNOR GATES ARE GALY DEFINED FOR Z IMPUTS. (1)AND-TYPE & OR TYPE GATES ARE DEFINED FOR 2 OR more inputs

AND GTTE: OUTPUT IS HIGH WHEN ALL DAPUTS AND HIGH. onterwise output is LOW


ORGATE ! OUTPUT IS LON ONLY WITHEN all INPUTS AND LOW OTTERWISE OUTPUT IS THEH


(CINTOTO ID Design Previews CKT > lockes 1) LOCKED ABC 000 0 ł LOCKED = ABC + ABC + ABC + ABC 0 1 0 0 1 0 T $\overline{AC}(B+\overline{B}) + AC(B+\overline{B})$ 1 Ø 1 0 0 0 0 = AE + AC 0 ſ l 0 0 = AOC (or AOC) 1 l L l No control 2) WAT B A C oct 0 > WAT Ø 0 0 0 0 0 1 0 Ο 6 1 J 0 11 0 00 1 WAT = ABC + ABC + ABC 0 t. 0 1 = ABC + A (BC + BC) ł 0 = ABC + A (BOC) No control

(D


23286078.1 00010937 0-7

CHAPTOR 11 SOLUTIONS






2) is new all fame FIND/or related fam of Mt Follow INC EQUATIN: F(A, B, G, D) = ABC + BD + ABD



3) SHOW all fair or/AND RENTHON FOR THE FOLLOWING EQUITION: F(A, B, C, D) = (B+C+D)(A+C)(A+B+D)



4) EHOW all from AND/on related forms of the following EQ $F(A, B, C, D) = (A + B) (\overline{A + C}) (\overline{B + (+D)})$

Proplem is stated in or/ NAM Form

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$

$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + C + \overline{D}) \qquad Naclow$$


$$(\overline{A} + \overline{B}) + (\overline{A} + \overline{C}) + (\overline{B} + \overline{C} + \overline{D}) \qquad Naclow$$

5) SHOW all FOR
$$DR/AMD$$
 THE FORM of the following EDWATTON
 $F(4, B, C, D) = (\overline{B}D) (\overline{A}\overline{D}) (\overline{B}C\overline{D}) | NAND/AMD$
problem Given in NAND/AND FORM
 $(\overline{B}+\overline{D})(\overline{A}+D) (\overline{B}+\overline{C}+D) | DR/AMD$
 $(\overline{B}+\overline{D}) + (\overline{A}+D) + \overline{B}+\overline{C}+D | NDR/NDR$
 $(\overline{B}D) + (\overline{A}\overline{D}) + (\overline{B}\overline{C}\overline{D}) | NDR/NDR$

(2) DRAW 1 CIRCUTT FOR THE FOLLOWING FORMATIONS USES only NAND GATES & INVERTERS

a) F(Y,Y,Z) = XY + XYZ + YZ


c) F(A,B,C) = ABC + ABC + ABC




3


7) DAPAN A CIRCUIT FOR FOLLOWING EQUITIONS USING ONLY POR CATES & INVENTIONS

a) $F(A_1B_1C) = (A+B)(\overline{A+C})(A+B+\overline{C})$ b) $F(X_1Y_1Z) = (X+Y+\overline{Z})(X+\overline{Z})(Y+\overline{Z})$ c) $F(A_1B_1C) = (\overline{A})(A+B)(A+B+\overline{C})$



C)





8) a) F(ABSCO) ACD + BIT + ABC

ACD + BD + ABC (AEB) (BD) (ABC) NAND/NAND (A+C+D) (B+D) (A+B+C) JOR/MAND (A+C+O) + (B+D) + (A+B+E) NOR/OR (AD / OR) b) $F(A, B, C) = \overline{A}B + AC$ = AB+AC NAND/ NAMD) = (AB) (AC)

= (A+B)(A+C) OR/NAMO C) FRA, B, C, O) = AB + AND/UR. tod AB AB) JANG/ NAAR (0) (元長) = (A + B) Un/NAMO Nuk (A++)+(C++) und

5

(AND/OR)

9) a) F(A,B,C)= (A +B) (A+E) (OR/AMD) (A+5) (A+E) (Non/nene) (A+E) + (A+E) AKIO HOR) (AB) + (AC) NAMO / AMO (AR) (AC) b) F= (A+C) (A+B+C) (B+C) OR (AND) (A+Z) (A+B+Z) (B+Z) (A+E) + (A+B+E) (B+E) NOR/NOR (AC) + (ABC) + (BC) (AND / NOR) (Āc) (ĀBC) (BC) MANO / AMO,

CHAPTER IF Nesles proder

()	ABCD	Eve 672411	4 CET SEV4
	000010000000000000000000000000000000000		ABGD GTZLTII
÷	0100		1
~	0111		NO- control
~	1010		
		0 0	

a) $9v4 = \overline{ABCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD}$ $= (\overline{ABCD} + A\overline{BCD} + A\overline{BCD}) (ABCD) (A$

 $\begin{aligned} & \mathcal{E}V4 = (A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)\\ & (A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})\\ & (\overline{A+B+C+D})(\overline{A+B+C+D})\\ & (\overline{A+B+C+D})\\ & (\overline{A+B+C$

 $GTZ(TII = (\overline{ABCD})(\widehat{ABCD})(\overline{ABCD})$

# BUS	CNSIGNED BINARY PANGE	SIGNED BANKY RANGE (20
4	0-15	[-8,7]
6	0-63	[-3z, 31]
E	0-255	[-128, 127]
10	0-1023	F 512, 511]
11	0-2047	[-1024,1023]
12	0 - 4095	[- 204F, 2047)
14	0-16383	[-8192, 8191]
15	0 - 32767	(-16384, 16383]
16	0-65535	[32768 , 32767]

2) a)
$$(110 110_{2}) \approx 0000 0010_{2}$$

0001 0010_2
b) 1000 1101_2 $\approx 0111 0111_{2}$

D

c) 1110 11102 ac 0001 00112 0100 10000

3) a) 1110 0001 2 SM = 011000012 = 1mm G 1001 1101 mc = 0110 00102 = mg 1001 1100 KC = 00100 2 = MTC) Lagest monitule と) 100/11/0sm => 0110000/2 1000 1101000 7 0111 0010 2 0110/00012

Lapest 1'001 1111 RC

(

$$\begin{array}{rcl} 1101 & 0010_{Z} &= & 00101101_{Z} &= \\ &= & 2 \times 16 + 13 &= -45 \\ 1101 & 0010_{Z} &= & 2 \times 16 + 14 &= -46 \\ 0010 & 1110_{Z} &= & 2 \times 16 + 14 &= -46 \end{array}$$

(b) a)
$$BC_{16} = 10111100$$

 $5M = -60 - (3 \times 16 + 12)$
 $DRC = 0100|0011 = -67$
 $PC = 0100|0100 = -68$

3

b)
$$4A_{16} = 0100 \ 1010$$
.
 $SM = 74 \ (4\times16+10)$
 $DRC = 74$
 $RC = 7.4$

()
$$DZ_{16} = 1.010010$$

 $SM = -82$
 $DRC = 00101101 = -45$
 $RC \quad 00101110 = -46$
(7) a) $AT_{16} = 0AT_{16}$
b) $4A_{19} = 0.4A_{16}$
c) $C4_{16} = 0.04T_{16}$
(8) a) $AT_{16} = 0.04T_{16}$


4-


9) a)
$$A7_{16} \implies FA7_{16}$$
 sign Extension
b) $4A_{16} \implies 0.4A_{16}$ zerve Extend
c) $C4_{16} \implies FC4_{16}$ sign Extend
d) $02_{16} \implies 0.02_{16}$ zerve Extend

10) a)
$$DE_{16} = 7$$
 FDE_{16} Sign sect
b) $3F_{16} = 7$ $O3F_{16}$ Zero Siched
c) $C4_{16} = 7$ FC4_{16} Sign set
d) $99_{16} = F99_{16}$ Sign Ext


An .


CHAPTUR 12 DECON Prupaleurs







 \bigcirc


















Ì



 \square


- THE ONLY WAY A NUMBER CAN INCREASE IN U) MAGNITUDE IS IF TWO NUMBERS OF THE SAME SIGN ARE MODED. SO IF TWO NUMBERS FROM A FIXED RANGE ARE ADDED AND THE R SIGNS ARE NOT THE SAME, THE MAGNITUDE OF THE NUBBR WILL BECOME Smaller AND Will THUS THE RESULT WILLARIUMES FIT INTO THE RANGE ASSOCIATED WITH THE TWO NUMBERIC BEING ADDED
- IN PRIME A THE CHAPTER, OVERFLOW IS A MANU-2) FACTURED. TEIM Associated with THE SIGN BITS OF BOTH THE TWO OPERANDS AND THE THE NESULT. OVERFLOW IS used to DICEVIN THE Validity of The Result. KARRY-OUT IS A SINGLE BH ASSOCIATED WITH THE MSB'S UF THE TWO OPERANDS. THE ONEVAY-OUT ALSO OWN SERVE AS A "BORROW" FOR Subtraction operations. IN OTTACK WORDS, CAMPY OUT AND OVER FLOW ANE DIFFERENT.
 - 3) BOTH UNDER FLOW AND OVERFLOW REVESONT NUMBERS THAT HAVE Exceeded THE BOUNDARIES OF A GIVEN RANGE. UNDER FLOW INDICATOR. THAT YOU HAVE Exceeded THE LOWER BOUNDS OF THE RANGE, OR OVERFLOWN THE LOWER BOLNOMRY.

#4

FIXED WIDTHE IN HARDWARE MEATING THAT THE HARDWARE DUES WATH ASSOCIATED WITH A GIVEN NUMBER OF BIT (THE WIDTH); AND NATI VALUE DOES NOT (AND CAN NOT) CHANGE. SO IF YOU ADD 1+1 OR 1000 + 1000, THE OPERATION IS DONE USING THE SAME NUMBER OF BITS

CHAPTER 13 SOLNS

(2



1+11 6) 11110000 c) 1110 0100 0100010 a) +00010001 +00010000 +00100101 0 010 1 1010 100001001 100000000 NO CARPY Valid MARRY: INVALID CARPY INVALID 1111 d) 01000000 e) 01001000 +01110000 20111111 010110000 1000111 NO CHERNY: Valid No CARPY Jalid A8 6) 11000000-01001110 9 01000001-0011 1100 2'5 10110010 11000100 Comp 00100011 01001101 01001100 (100000101 CARRY! Valid CARRY! Valid 11 11000010 00100101 - 10001110 2) 10000001 -¢) 001) 1110 01110010 00111110 01001010 1011111 0/10010111 NO CHERY: INVOLID NO CARRY! INVALIO e) 11010011 - 11111100 0010000000000000000 (0)1010111 NO CHARA! INVALID 111 c) 01001 6) 01110 0111 + 00100 a) 00011 + 00011 + 00111 01101 10001 01010 Valio (+ NUM) + (+ NOM) (+NUM) + (+NUM) == (- RESULT) =) NOT (+ RESULT) = Valid Valio 11 f) 00011 - 00111 01011 e) d) (01010 USE INDIRECT SUBTRACTION 01001 111003 BY ADDITICN 10100 - 10001 00111 × -1 = Not valid Nor Valid 1001 11 2 (+ NUM) + (-NUM) 00011 11001 = valid Ve sult!

11100

Ð

.


$$f) = \frac{1100}{1000} - 0110 + \frac{1000}{1000} - 0110 + \frac{1000}{1000} + \frac{1000}{1$$


11) 1) O compensant all bits; ADD 1

SEAN BITS FROM RIGHT TO LEPT; TESSE DON'T CHANGE ANY BITS UNTIL YOU ENCOUNTER THE FIRST 1; US: DON'T CHANGE THE 1 BUT TOGGLE ALL THE OTHER BITS ENCOUNTERED AS YOU SCAN RIGHT TO LEPT. 5


CHAPTER B DESIGN Presilens

D DESIGN & CRECUIT THAT AWARDS DOES THE FOLLOWING OPERATOR: A-B. CONSIDER BUTH A & B TO BE 10-bit BINARY NUMBERS IN RC FORMATE ASSUME RESULT WILL ALLINGS BE Valid.






1




2) ilepeat riverias knows an But include A putput "valid" that is A il woten THE RESULT OF THE SUBTRACTION Operation is valid




CHAPTER 14 EXERCISES

1) FIRST, REDRAW CIRCUIT





REDMIN 2)




Reon F(A, B, C, D, E)(L) =ALL) A(L) = 170 $(\overline{A} + \overline{B})(\overline{C} + D + \overline{E})(L)$ B(L) BCH) C(L) (H)D(L) ELU 9(1) E(L)










5) neonm













(2)

8) F(A, B, C, D)(L) = (ABD + BC)(L)


3




9) F(A, B, C, D)(H) = (A+B+D)(A+C)(H)



10) $F(A, B, C, D, E)(L) = (\overline{A+B+C})(\overline{D+E})(L)$




11) $F(H) = (A \cdot B + B \subset D) (H)$




Ð


12) F(H) = (A+B), (B+C+D)(H)



13)
$$F(L) = [(A \circ \bar{B})! (\bar{B} \cdot \bar{c})](L)$$




14) a)





6


 $F(H) = \overline{A} \cdot B \cdot (\overline{B} + c)$

6) some cire curt












6






6)




(૪)

i




Ð






ALAAM Will Schup if

IGNITION IS ON, THE CAR IS IN GEAR, AND OCCUPIED seals DD NOT HAVE SWIT BELTS ON.




No control



F= ABOU + ABOD + ABOU + ABOD + ABOD + ABOD + ABOD + ABOD

F= AB + CD + BC (PLUG into reduction SOFTWARD) F= (A+B): (CTD) (B+C)




Z)

CHAPTER 15 EXENCISE

(T)

- 1) THE INTOZFACE of A MODULE IS THE SET OF MODULES INPUTS AND OUTPUTS
- 2) ITERATIVE MODULAR DESIGN IS A SPECIAL FORM OF MODULAR DESIGN WHERE THE SAME SET OF MODULES AND USED IN AN ITERATIVE MINMOR IN THE PERGN
 - 3) SELF-COMMENTING WHERES THE MODULES STATES FOR HUMANS to UNDERSYMMO. SPECIFICALLY, IT HELPS WITH THE FOLLOW a) IMPLEMENTATION OF NEW DESIGNS b) UNDERSTANDING OF EXISTING DESIGNS
 - 2) Smulation a connext DESIGNS
 - 4) MODULAL DESIGN DOUS NOT RELY ON A TRUTH-MBLE SO YOU OW DESIGN CLECULT WITH A GLEATER NUMBER OF INPUTS.
 - 5) EVERYONE KNOWS (OP SHOULD KNOW) HOW All THE FOUNDATION MODULES OPERATE, HEREFORE THERE IS NO NEED to RESPECTED THERE DESIGN AND OPERATION
 - () USING EXISTING MODILLES (FOUNDATION MODILLES) US MORE EFFICIENT HUAN CREATING NOW Modules be CAUSE THE NEW MODILLES MUST BE DESIGNED AND VORIFIED BEFORE THEY GIN BE USED

7) BOTH IMD & BFD ANE LIMITED. BFD IS LIMITED BY THE NUMBER OF IMPUTS. I MD IS LIMITED to A Relatively Small Set of CIRCUITS. BOTH IMD & BFD ANE INEFFICIENT Based on THE NOTION THAT THEM AND MORE EFFICIENT WHYS TO VERIGN CIRCUITS. CHAPTER 15 DESIGN PROBLEMS




(


sign Bit X

NO control

 (\uparrow)



NO CONTROL




THE ISSUE IS TAAT IF all 4 IN pull values are less than 256, The 10-bit output will pumps be valid.


3

A 10-Bit value will be less than 256 is The Two MSB's are


Bott Zero




ENTERNAL CONTrol




NO control




NO control






valid sub & Valid add clets are TYPICAL 3-input Validity checking evécuts for Numbers in RL Format


6




D




1



(2






b) F= ABD + ABD + BED + ABD

FE ABD(CHE) + ABD(CHE) + BED(AHA) + ABD(CHE)


= ABCD+ ABCD+ ABCD+ ABCD + ABCD + ABCD +

				15	(5.)
(3.)	C ⁽¹⁾	a	(II)	+ A B E (7)	D
ABCD F 000000 00011 00100 00111	E TIP	e's a table,	; NRANSI	पार्ट 70 yec	100 BC
01000	_				
10000 10011 10160 10111 10100					
11011					

4) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram.



5) Based on the standard 2:4 Decoder shown below, complete the following timing diagram by entering the values for signals s1 and s2 that would generate the listed output waveforms. Assume that propagation delays are negligible. Be sure to annotate you solution to this problem.



0= 0001 1= 0010 2= 0100 3= 1000



Standard Decembers NAME Specific output Facus (one-Hot output) And the classic n: 2" Imput/output Relationship, Genoric Records Han NO constraints on the Number - of


IN puts an outputs no more is NO GIVEN RELATION BETNERN

THE NUMBOROF INputs AND UNTputs AS THERE IS IN STANDARD DECORPORS.


Chapter

Chapter Exercises


1) Implement the following functions using a generic decoder.




2) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram.



3) Use the following black box model for a standard 2:4 decoder to complete the following timing diagram



7) Use the schematic diagram to complete the F2 and F1 outputs of the provided timing diagram. Consider the decoder to be a standard 2:4 decoder. Assume that propagation delays are too small to worry about.





CHAPTER 16 DESIGN PRUSIEM 1) it sign lite of two input operands Valla Jolid A AND THE SAME, AND THE RESULT SUGA BIT 9 C. 15 Different, The ANSWELLS not valid AdB = input Sign Bits c = result sign Bit Valid \subset B A-001 00000 ---1 0 1 0 TRANS WITE TABLE TO RECORDE 0 1 1 J. 001 No control 0 ł F 0 ŧ 0 1 թե z)


FLL


No Control

		 		1 0 1 0 6 0 L		001	4 ou out=abcdefg
 	-	1 0 1 1 1		1 0 6 0	0 :0 (
ł.	-		0	0 6 0	۰۵ (out=abcdefg
ł.	-	 	0	6 0	ſ	1	- out=abcdefg
ł.	-	l T	1	0	-	l J	out=abcdefg
0	-	1 L			ŧ	1	UT = arcaer
C	0	t	L.	1			
					Ł	1	
t	I.	l	0	0	0	0	
۱	1	1	ι	ι	C	1	
l	1	I	0	0	ι	1	
	-						
			DUGNED	DUFINED FOR			











د م بر آ




TRANSUNE MARKE INTO Deconde

(0)




A	SQRT
000000000000000000000000000000000000000	000000000000000000000000000000000000000
0100	0000
1000	
1101	011

1n+	Frac	val
DO	80	000
00	10	000
00	1 (001
01	00	001
01	0	001
21	19	010
	00	000
10	61	010
10	19	011
10	1	011
7 1	00	011
1 1	10	011
14	11	100



TRANSME WAR to reconve

59



Lagest value For 4-bit FC Inplat is $(-8)^2 = 64^{\circ}$ $2^6 = 64 \Rightarrow [0, 63]$ You need 7 bits


$\begin{array}{cccccccccccccccccccccccccccccccccccc$	val	iec.	nesuct
0 1 1 0 6 00 1 1001 0 1 1 0 6 01 000 0 1 1 1 7 011 000 1 0 0 7 01 000 1 0 0 7 01 000 1 0 0 7 00 1 000 1 0 0 7 00 1 000 1 0 0 7 00 1 000 1 1 0 1 0 2 000 0 100		-	000 000 1
1001 - 1001 0000 1011 - 5 001 1001 1001 - 5 001 1001 1001 - 5 000 1000 1001 - 5 000 1000 1001 - 5 000 1000		tout	001 1001
1101 3 000 1001			010 0100
	1101	-3-2	001 0000

Vectoria.


NO CONTROL

Chapter Exercises


- 1) Briefly describe the special relationship between a MUX and a standard decoder. Decover susception in A.
- 2) Use the following block diagram to complete the provided timing diagram. For this problem, consider the block diagram to represent a basic 4:1 MUX.




3) The following timing diagram completely defines a function F(A,B,C) that has been implemented on an 8:1 MUX. The control variables are A, B, and C (A is the most significant bit and C is the least significant bit) and the output is F. Write an expression for this function in reduced NAND/NAND form. Assume propagation delays are negligible.




4) Use the following block diagram to complete the provided timing diagram. For this problem, consider the block diagram to represent a basic 4:1 MUX.




5) Use the listed circuit to complete signal F in the following timing diagram.




6) Use the listed circuit to fill signal F in the following timing diagram.




6) Using the following diagram of a 4:1 MUX, complete the provided timing diagram. Also provide a VHDL model that implements the 4:1 MUX.






f....


1




9) & THE INTERMES OF A MOX INCLUMES


A STANDARY DECODER; FIS THE DEVICE THAT SELECTS WITHCH IN put Appendix on the output




















































INTERNAL CONTROL


. 3




BTN ______ BTN _____ BTN ______ BTN _______ BTN _______BTN ______BTN ______BTN _______BTN ______BTN ______BTN ______BTN _______BTN _______BTN _______BTN _______BTN _______BTN _______BTN _______BTN _______BTN ______BTN _______BTN ______BTN ______BTN


5


£





Valid = (A-SB+B-SB+RES_SB) (A-SB+B-SB+RES_SB)















Sand Sand





Externa Control















 $(\widehat{9})$







INTERMAL CONTROL










ΊÌ,










ALTERNATINE SOLUTION


















. •





BTH




















 (\cdot)







































Chapter Exercises

CHARTER 18




1) Complete the timing diagram shown below considering the given schematic symbol.


2) Complete the timing diagram shown below considering the given schematic symbol



2. Use the following circuit to complete the unlisted signals in the timing diagram. For this problem, assume there are no propagation delays.




T







No control

*












Z





B







Internal Cartral














S








NO control




 \bigcirc










interal centro /




(7























20)




10
























Internal Control

 I^{Z}











.






A CONTRACTOR

'univer

- Aller and a second se







Chapter Exercises

chapter 9 Solutions

1) Complete the timing diagram shown below considering the given schematic symbol. Consider the circuit to generate even parity for the eight input bits.




2) Use the following circuit to complete the listed timing diagram.




Chapter


3) Use the following circuit to complete the listed timing diagram




- 4) @ Yes; PATRING HAS to do wint me NUMBER OF SET BITS IN A BINAMY VALUE; ODD VS. EVEN NUMBERS AME A SEPARATE ISSUE.
- 5) tes; parity WAS NOTHING TO DO WITH THE METHNING OF THE BHS, ONLY WITH THE NUMBER OF SET BHS IN THE BINTPY Value.
- 6) NOT NECESSTRALLY, PARITY OF THE RESULT IS BASED ON THE LOOTTOON OF I'S INTHE & ITEMS BEING ADDED. YOU CAN'T WAKE A GENERAL SHITEMENT SUCH AS THIS ARE GODIENT IT TO BE ALLINYS THE.


EMPTER 19 DESIGN PUBLICUS








PAR: A(7) @ A(6) @ A(5) @ A(4) @ A(3) @ A(2) + AU @ AD



A 6	5	garn Mattain Van Hansannade	PAR
0	Ø	0)
Ø	0	and the second	0
0	l.	0	0
0	Aller		
••••	0	0	0
được,	0	Auto-	1
N.	and the sector	0	1
1	and the second s	1	0

 $PATE = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ $= \overline{A(BDC)} + \overline{A(BC)} + \overline{A(BC)}$ $= \overline{A(BDC)} + \overline{A(BC)}$ $= \overline{A(BDC)} + \overline{A(BC)}$




(AL = A(7) OA(6) OA(5) OA(4) OA(3) OA(2) OA(0)




ABCD	and the second
00000	000-0
000010000000000000000000000000000000000	0
1000	0
	0 100 1


 $P(T-O_{1} = \overline{AO}CD + \overline{$





,

PAR_ EV = A(F) & A(G) & A(G) & A(A) & A(B) & A(D) &












.







75 1

•

·

ą

.

.

S

- 1) STATE METERS TO THE VALUE THAT A CURCUITS MEMORY ELEMONTY ALLE CURALENTLY STORING
- 2) FEEDBACK FROM THE LINCOIT'S OUTPUT TO THE CIRCUIT'S INPOT

3) THE FORBIDDEN STATE IS FORBIDDEN BEGAUSE THE CROSS COUPLED CELL'S OUTPUT WILL NOT BE COMPLEMENTARY Q=1 } romplimentary Q=0 } NOT Q=0 } NOT


4) YOUR CLERCOIT WILL NOT EXPLODE; YOUR CELL SLADIT ACTING IN STRANGE WAYS NOT DEFINED BY THE CELL DEFINITION


5) Verb: to set is to intrea value 1' Excuple: The SIGNAL "set" THE Cell

> NOUN: DOSCRIBES THE CURRENT Value of some FRANG AS BEING '1'

6) VERBITO CLEOR is to make a value 'D' Example: The SIGNAL "CLEARS" THE CELL

NOUN', Describts rule concrete value of Some THANG As Being 'O' Excepte: The cell's output is cleared"





	5	R	Q	Q^+	
	0	0	0	1	FORBINDEN
	0	0	Copper		
	0	aquator	0	Service and the service of the servi	3 set
	0	Ar Connegative	[]		
	We conserved	0	0	0	{ rest
	"Mysynador"	G	Second and the second sec	0	STUESCI
٢	Web Browsport	облануранынын -	0	0	
	and the second	No. of Concession, Name	n provinsi de la constance de la const		3 Hous
			8		


5) "Roset" is Generally The same work AS clear


9) TIMING DIASTAMS SHOW MANY DIFFORMAN STATES. THE MLY WAY YOU COULD DESCRIBE ON SHOW A NEXT STAK IS TO DECLARE CHE DISplayed state as THE PRESENT state


10) STATE DIAGRAMS ARE GOOD IF THEY QUICKLY TRANSFER INFORMATION to THE PORDER. MAKING State diagroms NEAT, USING Self Commanting LABELS, AN POLLOWING Accepted conventions Will make state diagrams better. 1) FEEDBACK FROM THE OUTPUT to THE INPUT GIVES THE CIPCUIT MEMORY.


(2) COMBINATORIAL CIRCUITS HAVE NO MEMORY CAPABILITIES AND THUS HAVE NO State, CHAPTER 20 DESIGN PRESIDENS


 \bigcirc














U A Utich is Level sensitive while A FLIP-FLOP is edge sensitive. Sensitivity NEPERS to with controls the rup flop's cut put. The art put of Utichts CAN common any time the input change wohild the output of FLIP Flops chi only change on AN Active clock EDGE


2) ASYNCHRONOUS IN puts CAN CALL COUNDER THE FULP FLOP'S OUTPUTE ANY THE THEY ARE ASSENTED, WHILE SYNCHRONOUS INPUTE CAN CALL OF THE FLIP FLOP'S OUTPUTS AT THE SAME INSTANCE AS ME ACTIVE CLOCK EDGE




Z

Chapter Exercises

 Provide the Q output (sometimes labeled as OUTPUT) signal using the associated flip-flops listed below. Consider all S and R inputs to be asynchronous. The asynchronous inputs take precedence over the synchronous inputs. Assume that propagation delays are negligent.






chop 21

6) You must First DIE BEFORE You CAN DESCRIBE THE KARMIC POTENTIAL OF DIFFS. SO, ASK AN ACADEMIC ADMINISTRATOR ... THEY HAVE NO SOULS AND THEREFORE MUST DE SOME TYPE ON NON-LIVING GNTITY.

7) IF YOU SQUINT YOUR BRATH Just 121617, THE ANSWER TO THIS QUESTION WIll BECOME CLEAP.





 \mathcal{D}




.

LLK











Ð

6)











,


Chapter

Chapter Exercises




2) Using the block diagram on the right to complete the timing diagram provided below. The LD input must be asserted in order for the register to load the input signal. Consider the register to be rising-edge triggered and ignore all propagation delay issues.






Ć

3) Using the block diagram on the right to complete the timing diagram provided below. The LD input must be asserted in order for the register to load the input signal. The CLR input is an asynchronous input that clears the register when asserted and has a higher precedence than the LD input. Consider the register to be rising-edge triggered and ignore all propagation delay issues.






4) Using the block diagram on the right, provide a schematic diagram detailing how you would use this device to create a 32-bit register with all the same features listed on the 16-bit device.

1

CLK

LD

32



- 308 -

5) THE REGISTOR IS A COMPONENT BECAUSE THE ACCUMULTON VALVE REQUIRES TERPORTRY STORAGE IN ORDER TO NO THE ACCUMULTICAN OR RUNNING TOTAL, OF THE VALVES BEING ADDID

3)

- 6) WITHOUT A NEODETER, THE KCAS OUT PUT (THE RESULT) WOULD IMMEDIATELY BE ADDED AGAIN TO THE RCA. THE OUTPUT WOULD Change AS PAST AS THE NOW IMPUT COULD PROPAGATE PTMONOH THE RCA
- 7) WHEN tay Accumulate A set of values, You Generally static A zereg; () The CLUTE control upper on the REGISTER PROVIDES THAN 2020.
 - 8) Four = 22; THE TOTAL NUMBER OF Bits would than Be

$$2^2 \cdot 2^{20} = 2^{22}$$

So... 22 Bits

9) 16 = 2424 · 218 is MAX value so 2^{22} , 22 Bits

10)
$$13 \Rightarrow its Greater than 8But less than 16, which is 24so $24 \cdot 2^{\parallel} = 7^{\frac{19}{2}}$$$

11) 17 is greater than 16 But less than 32
So...
$$2^{5} \cdot 2^{7} = 2^{12}$$

12 Bits REQUIRED

$$13 = \log_{2} 2 [value \cdot 2^{5}]$$

$$2^{13} = value \cdot 2^{5}$$

$$value = \frac{2^{13}}{2^{5}} = \frac{2^{8}}{2^{5}} = 256 valus$$

$$13 = 20 \text{ bit output} \quad \text{Arms s-bit} \quad \text{Numbers}$$


$$20 = \log_{2} 2 [vale \cdot 2^{8}]$$


$$2^{20} = value \cdot 2^{8}$$


$$value = \frac{2^{20}}{2^{5}} = \frac{2^{12}}{2^{12}} = \frac{4096}{2^{10}} \text{ muses}$$

39-bit artant 14) 39 = Los = [Value · 216] 2 39 = Value . 216 $value = \frac{2^{39}}{2^{16}} = \frac{2^{36}}{2^{16}} values$

. * . . ·







Chapter 23 Exercises (Answers)

1) Briefly explain the general purpose of a state diagram.

A state diagram provides a quick visual description of a FSM.

2) Briefly explain why do individual states in state diagrams have unique, self-commenting labels.

The states in FSMs have unique labels to differentiate them from other states. The states in FSM use selfcommenting labels to help humans more quickly understand the operation of the FSM.

3) Briefly explain why we typically omit clock signals from state diagrams.

We omit clock signals from state diagrams to make them easier to understand. The assumption made by state diagrams is that all transitions occur synchronized to a clock edge. Transitions that are not synchronized with a clock edge must have other information included so that the human reader knows how they operate.

4) Briefly explain why we label unconditional transfers with some type of "don't care" symbol.

The don't care signal alerts the human reader of the FSM that a given transition happens unconditionally, meaning the given transition is not dependent on any external or internal signal.

5) Briefly explain why PS•NS tables don't include clock signals.

PS/NS tables don't include clock signals for two reasons. First, it would be really had to do so, and if you figured out a cool way, the PS/NS table would become harder to understand. Second, most transitions in FSM are synchronous, so the clock signal in the PS/NS table is implied.

6) Briefly explain how we represent asynchronous signals in state diagrams.

Asynchronous signal are singly directed arrows that are directed to a state in the state diagram but do not emanate from a state in the state diagram These arrows effectively come out of "nowhere", which differentiates them from synchronous transitions.

7) Briefly explain the main function of an FSM' next-state decoder.

The next-state decoder provides the logic that determines the next state of the FSM. Inputs to the NS decoder are typically the current state of the FSM and external inputs. Outputs of the NS decoder provide the excitation inputs for the state registers.

8) Briefly explain the main function of an FSM's output decoder.

The output decoder provides the logic that determines the exact form of the FSM's outputs. The output decoder typically has inputs of the state of the FSM and external inputs. Output decoders can implement two different types of outputs: Mealy-type outputs and Moore-type outputs.

9) Briefly explain the main purpose of an FSM's state registers.

The FSM's state registers are the FSM's memory and thus hold the "state" of the FSM. Thus, the state of the FSM is officially the values being stored in the state registers.

10) Briefly explain the different between Moore and Mealy-type outputs on FSMs.

Moore-type outputs are a function of the FSM's state only. Mealy-type outputs are a function of the FSM's state and at least one external input.

11) Briefly describe why it is most convenient to not place Mealy-type outputs in the state bubbles.

We place Mealy-type outputs outside of the bubble because they are a function of both state and external inputs. Because of this, we place the Mealy-type outputs next to the external input(s) that determine the conditions associated with the FSM's state transitions.

12) Briefly describe with it is most convenient to place Moore-type outputs in the state bubbles.

We place the Moore-type outputs in the state bubble because Moore-type outputs are strictly a functions of the state of the FSM.

13) Briefly explain what is meant by the term "unused state" in an FSM.

An unused state in a FSM is a state that could be represented by the FSM's state registers but is not included in the FSM's state diagram.

14) Briefly explain what is meant by the term "hang state" and how an FSM can end up in a hang state.

A hang state is a state in a FSM is an unused state that is not necessarily include in the FSM's state diagram. Hang states have not have a designed method for returning to any of the used states in the FSM.

15) Briefly explain the difference between a hang state and an unused state in an FSM.

An unused state may or may not be able to transition back to a used state in the FSM's state diagram. A hang state is not able to purposely transition back to a used state in the FSM's state diagram.


16) Briefly explain the main strategy behind designing FSM to be self-correcting.


A FSM that is self correctly has all unused states (if any) purposely directed back to a state currently used in the FSM's state diagram. In this way, if the FSM finds itself in a used state, it will transition back to a used state.


17) Briefly explain why some FSM designs inherently do not have hang states.

Some FSMs do not have inherently have hang states because there are no unused states in the FSM. This means that every possible combination of the FSM's state variables represent a valid state in the FSM.


18) IF THE CONVITIONS WERE NOT MUTUALLY EXCLUSIVE, THE SAME SET OF CONVITIONS (COULD BE ASSOCIATED WITH @ +WO DIFFERENT TRANSITIONS, IN THIS CASE, THE FEM WOULD NOT KNOW THE CONVECT TRANSITION TO TAKE.













È




31 state diagram


















EVN GART	f aut 1	Roo	5
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7 - 0 6000 60 - 1 6000	Defines Both NS Describe Duby of Decoder










.




6)




6


.




rount sequence 1445 6 UNIQUE Values, 50 WE NEED 3-bits of standard an The States Realistics, we'll use 0-45 To Keyneson the Strand Jacks









F








NS DECODER

output Decaste Definition

CNT		Cut count
000	001 010 011 100	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
110	010 010 Self-correction 010	10100000 JUNUSED States 1000000 JUNUSED States 111000007





CHAPTER 24 STERCISES

- 1) a) APOLLODIC SIGNED REPEATES IT FELT A GIVEN PERIOD OF TIME
- 1) b) VERIOD IS THE AMOUNT OF TIME REQUIRED FOR A VERIODIC SIGNAL TO REPRESE IT SELF (MERSUNED INCECOMOS
 - c) The Antavoncy is not number of times A percludic signal peretts itself in A given Anourt of time
 - d) THE VULTY CYCLE IS THE PERCONMIGE OF A PERLON DAT A PERLONIC SIGNAL IS IN DRE MIGH STATE
- 2) NON PERIOdic signal DO NOT HAVE constant PETLODIS SO THE NOTION OF DUTY CYCLE MAKET NO TENSE.

3)
$$f_{x} = 30ns \ f_{q} = 25ns$$

PENOD = 55ns
Friedwancy = 1/55ns = 0.018×109's' = 18.2 MHZ
Duty cycle = $\frac{30ns}{55ns} = 54.55\%$

4)

$$f_{x} = DC$$

$$f_{x+ty} = DC$$

$$f_{x+ty}$$

$$f_{x} = DC (tx+ty)$$

$$f_{x} - tx = ty$$

$$\frac{14us}{DC} - tx = ty = 6us$$

$$\frac{14us}{7} - 14us = ty = 6us$$

$$f_{x+ty} = \frac{1}{6us} = 0.167 \times 10^{-9}$$

$$= 167 \text{ MH}_{2}$$

5) FREA = 50 MHZ
FOR 100 =
$$V_{50} \times 10^{15} = 0.020 \times 10^{15} = 20 \text{ ms}$$

 $DC = 0.4$ $t_a = 0.40 \times 20^{15}$
 $= 8\pi c$
(c) $Dc = 20^{2} c$
 $fta = 1 t_{a}$ $t_{b} = 20\pi s$
 $1 = 1$
 $t_{a} = 0.2$ $(t_{a} + t_{b})$
 $t_{a} = 0.2$ $(t_{a} + t_{b})$
 $t_{a} = t_{a} = t_{b}$
 $= t_{a}$
 $VERICH = 25\pi c$
FREA = 40 MHZ
7)
 $\int t_{a} = t_{b}$
 $pc = .4$
 $FREA = 3.7 \text{ mHZ}$
 $t_{a} = 0.4$
 $t_{a} = 0.4$
 $t_{b} = 0.4$
 $t_{b} = 0.4$
 $t_{b} = 20\pi s = 0.4$
 $t_{b} = 0.4$
 $t_{b} = 12\pi s$

D

$$\frac{ta}{ta} = 0c$$

$$\frac{ta}{ta} = 0c$$

$$\frac{ta}{ta} = 0c(ta+tb)$$

$$\frac{ta}{ta} = 0c(ta+$$

8)

9)
$$t_{sv} = 6ns$$

 $t_{FF} = 20ns$
 $t_{VS} = 2(10ns) = 20ns$
Min Period = 46ns + 0.1 (46ns)
Min Period = 50.1ns
May Fritz = 19.96 Mitz

10) 46ms + 20ms = 76ms = min /miop

11)
$$ipencon = V_F = 50 \text{ ns}$$

min percod = $2(t_g) + t_{su} + t_{FF} = 18hs + 8hs + 17hs$
= 43 hs
 $50 \text{ ns} - 43 \text{ hr} = 5a_Fe_{FL} \text{ means}$
= 7hs

$$\text{min } \text{lenod} = \text{trp} + 2(t_3) + t_{\text{su}}
 = 20\text{ns} + 16\text{us} + 5\text{ns}
 = 41\text{us}$$

(2)

8

 $min \ \text{lenod} = 4lins + 0.2 \times 4lins \\ = 4l_n + 8.2ns = 49.2ns$

MAX FRITA = 20.3 MHz

Chapter **26** Exercise Solutions

1) What is the minimum number of states in a state diagram you would need to obtain a 7/17 duty cycle on an external blinking LED? Briefly explain the reasoning behind your answer.

Answer: Since both numbers are prime number, you would need a state diagram with 17 states.

2) Briefly describe an application where a sequence detector would be useful.

Answer: digital combination locks, automatic resets for circuits

3) Briefly describe the operational difference between a FSM with a Moore-type output and a functionally equivalent FSM with a Mealy-type output. Consider both FSMs to have equivalent clock frequencies.

Answer: Mealy-type FSM typically have fewer states in the associated state diagram. FSMs with Mealy-type outputs can respond faster to given circuit conditions (referring to the fact that Mealy-type outputs are a function of both state and the external inputs).

4) Briefly describe two advantages to using a FSM exclusively Mealy-type outputs over a functionally equivalent FSM with exclusively Moore-type outputs.

Answer: FSM with Mealy-type outputs will naturally have less states than the equivalent Moore-type FSM, which may lead to less storage requirements in the state registers. The Mealy-type outputs can respond quicker to external outputs because the outputs can change immediately. An equivalent Moore-type output has to wait until the next clock cycle to respond.

5) We often consider FSMs as "reacting". In the context of controlling a digital circuit, briefly describe what we mean by "reacting". Be sure to describe what the FSM is reacting to and what the ramifications of these reactions do in a holistic view of the FSM.


Answer: We typically use FSMs as circuits that control other circuit. When we say "react", we mean that the output of a Mealy-type FSM can change immediately rather than having to wait for the next FSM active clock edge as is required by a Moore-type output.


6) Briefly explain why it is that FSMs with Mealy-type outputs can react faster than an equivalent FSM with Moore-type outputs.

Answer: We can think of Mealy-type outputs as reacting faster because they are a function of external inputs (meaning they can change when the external input changes). Moore-type outputs must wait for the next active clock edge before they can respond.


25.8 Chapter Exercises

- 1) What is the minimum number of states in a state diagram you would need to obtain a 7/17 duty cycle on an external blinking LED? Briefly explain the reasoning behind your answer.
- 2) Briefly describe an application where a sequence detector would be useful.
- 3) Briefly describe the operational difference between a FSM with a Moore-type output and a functionally equivalent FSM with a Mealy-type output. Consider both FSMs to have equivalent clock frequencies.
- 4) Briefly describe two advantages to using a FSM exclusively Mealy-type outputs over an functionally equivalent FSM with exclusively Moore-type outputs.
- 5) We often consider FSMs as "reacting". In the context of controlling a digital circuit, briefly describe what we mean by "reacting". Be sure to describe what the FSM is reacting to and what the ramifications of these reactions do in a holistic view of the FSM.
- 6) Briefly explain why it is that FSMs with Mealy-type outputs can react faster than an equivalent FSM with Moore-type outputs.
- 7) Use the following state diagram to complete the two timing diagram provided below. Show how the inputs affect the state transitions and outputs Z by filling in the "state" and "Z" lines in the timing diagram. Assume all setup and hold times are met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal. Assume CLR is an asynchronous, active low input.













8) The following timing diagram completely specifies an FSM. Use the following timing diagram generate the state diagram that would generate the listed timing diagram. For this problem, assume the CLR input to be an asynchronous active low input that places the FSM into the appropriate state. Assume all setup and hold times have been met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal.



9) Use the following state diagram to complete the timing diagram provided below. Show how the inputs affect the state transitions and outputs Z by filling in the "state" and "Z" lines in the timing diagram. Assume all setup and hold times have been met and that propagation delay times are negligible. Assume state transitions occur on the rising edge of the clock signal. Assume CLR is an asynchronous, active low input.










BLED BTN B-GF 3 LED BTN LED

Cauld be done with mone states :














B






























27) 10110
























"Supple"











. '


CIRCUIT Control


X.


circuit

contral

SELY











APB


1,000





SELY



SRY







26.7 Chapter Exercises


٠


are synchronous.

- The block diagram on the right shows a model of an 8-bit counter. Use the following assumptions in order to complete the following timing diagram. Assume propagation delays are negligent.
 - The LD input enables the DIN loading into the counter
 - The RESET input is an asynchronous and active low used to reset the counter
 - The COUNT output shows the current value stored by the counter


The counter counts up when the UP input is asserted


(active high) or down otherwise. All count operations





- 2) Show a schematic that uses two standard 8-bit up counters to implement a 16-bit up counter.
- 3) In your own words, describe how it is that a counter can replace an accumulator in certain circumstances.
- 4) Briefly describe the difference between the RCO when the counter is counting up verse counting down.








4) WHEN A COUNTER IS CONTER'S OUT POT IS ENDICITES WHEN THE COUNTER'S OUT POT IS AT IT'S MAXIMUM VALUE, WHEN A COUNTER IS COUNTING DOWN, THE RED ENDICITES WHEN THE CONTER IS AT ITS MINIMUM Value.


, ^{*}


ан 1 1 1



















NOT LISTOD IN Wait state Because As A "DON'T CARE" IN THAT state


> NOTE: CLOCK SIGNALS cantral Signals, AND status signals are not LISTRO IN ONDER to MAKE CIRCUIT SCHEMATIC MORE NEATER.


CLR IS OFFICIALLY A MEANY-TYPE OUT put AS INDICATED BY HOW IT IS LISTED IN Wait State. NOTE THAT IN OTHER STATES WE UST IT AS WE WOULD A MOORE-TYPE ON PAT (IN THE STATE BUBBLE) TO MAKE THE STATE PLAGRAM MENTOR.


CIRCUIT controlled


































(Z





[b]

Lp

sel

6.2

200

E-1

 $\omega \gamma^{\gamma}$


20

5-01

LO


LO TATRES PREEDENCO Over up


Rão




red

Rec







for the second s




Circuit controllad


5







"Hagain

























32 00/10010





VEO/CLR



 $40 = 0 \times 28 = 101000$ $50 = 0 \times 32 = 110010$


> Up=1: increment up=0: Holp







decount spec


•




Data is in coming DATA NUM is Dite Valve WE' citezk Fere










FSM: 1001

cincat HAS BORI cincut Mp sit internation control



FSM: 11011

SREG_4B

data_in


CLK

data out


Chapter Exercises


CHAPTER 2027

 Use the block diagram on the right to complete the timing diagram below. Consider the circuit to be a 4-bit shift register (shifts from rightto-left) that is active on the rising-edge triggered of the clock signal. Consider the line labeled "Q" to represent the 4-bit value stored by the shift register and the "data_out" output to represent the value of the highest order bit stored by the shift register. Assume the initial value stored by the shift register is 0xC. Ignore all propagation delay issues with this circuit




- 2) The block diagram on the right shows a model of a universal shift register; use this model to complete the timing diagram listed below. Consider the following:
 - SEL = "00": hold
 - SEL = "01": parallel load of D LOAD data
 - SEL = "10": right shift; DL_IN input on left
 - SEL = "11": left shift: DR_IN input on right
 - The rising edge of the CLK signal synchronizes all shift register operations
 - Propagation delays are negligent.
 - Initial D_OUT value is 0xAB





3) Complete the following timing diagram. The SEL inputs are the control inputs to an 8-bit universal shift register. Assume that all operations are synchronized with the rising edge of the clock signal. Assume that propagation delays are negligent. Be sure to state any other assumptions you need to make in order to complete this problem. Assume the 0x39 is the initial value stored by the shift register. Assume "D_OUT" is an 8-bit output representing the value stored by the shift register.




3) Complete the following timing diagram. The SEL inputs are the control inputs to an 8-bit universal shift register. Assume that all operations are synchronized with the rising edge of the clock signal. Assume that propagation delays are negligent. Be sure to state any other assumptions you need to make in order to complete this problem. Assume the 0x39 is the initial value stored by the shift register. Assume "D_OUT" is an 8-bit output representing the value stored by the shift register.

SEL = "00": rotate right


SEL = "01": rotate left

SEL = "10": divide by 8 (bit stuff 0's)


SEL = "11": multiply by 8 (bit stuff 0's)



4) Use the schematic diagram to complete the **Q** output. The **Q** output is a 4-bit bundle; the starting state of Q is listed in the timing diagram as a hex value (4-bits). Assume that propagation delays are negligent.





5) Use the schematic diagram to complete the Q output. The Q output is a 4-bit bundle; the starting state of Q is listed in the timing diagram as a hex value (4-bits).




Chapter 27

DESIGN PRUBLEM Sourcours after 28








K


FSM 8 7 Sel LT BARS


 \bigcirc


ACTEN
Hav
SH RIG
SALE
1010


circuit controlled














Construction and the second se

Ð









MIGHT SIDT TONG



ł






. Setteres,

1


•





14)

l.

College.







APROVED IN

w.,

