See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/301590305

# Electrografted P4VP for High Aspect Ratio Copper TSV Insulation in Via-Last Process Flow

Article in ECS Journal of Solid State Science and Technology  $\cdot$  April 2016

DOI: 10.1149/2.0321606jss

CITATIONS 6	;	READS 310	
6 authoi	s, including:		
•	Thomas Dequivre MiQro Innovation Collaborative Centre 7 PUBLICATIONS 36 CITATIONS SEE PROFILE	3	Elias Al Alam 16 PUBLICATIONS 99 CITATIONS SEE PROFILE
	Josée Maurais Université de Sherbrooke 5 PUBLICATIONS 7 CITATIONS SEE PROFILE	9	G.M. Brisard Université de Sherbrooke 58 PUBLICATIONS 1,021 CITATIONS SEE PROFILE

Some of the authors of this publication are also working on these related projects:



**RF-MEMS View project** 

Through-Silicon-VIA (TSV) with polymer isolation View project



# Electrografted P4VP for High Aspect Ratio Copper TSV Insulation in Via-Last Process Flow

Thomas Dequivre,<sup>a,b,\*,z</sup> Elias Al Alam,<sup>a</sup> Josée Maurais,<sup>a</sup> Gessie M. Brisard,<sup>b,\*\*</sup> J.-F. Pratte,<sup>a</sup> and Serge A. Charlebois<sup>a,c</sup>

<sup>a</sup>Institut Interdisciplinaire d'Innovation Technologique (3IT), Université de Sherbrooke, 2500 boul. de l'université, Sherbrooke QCJ1K 2R1, Canada <sup>b</sup>Laboratoire d'Électrochimie Interfaciale et Appliquée, Université de Sherbrooke, 2500 boul. de l'université,

Euroratoire de Electrochimie interfactate et Appliquee, Oniversite de Snerbrooke, 2500 bout. de l'universite Sherbrooke QC JIK 2R1, Canada El aboratoire Nanotechnologies Nanosystèmes (LN2)-CNRS LIML 3463

<sup>c</sup>Laboratoire Nanotechnologies Nanosystèmes (LN2)-CNRS UMI-3463

Via-Last metallization of High Aspect Ratio Through Silicon Via (HAR TSV) for 3D integration is challenging. Indeed, the formation of a uniform and conformal dielectric to insulate HAR TSVs in Via-Last process flow is difficult to achieve for any physical deposition process. In this study, we present the first reported HAR copper TSVs, insulated by highly conformal electrografted poly-4-vinylpyridine (P4VP) in Via-Last process-flow. As a demonstration, this allowed the metallization of HAR copper TSVs for die-to-die 3D integration of a  $22 \times 22$  photodiode array tier onto a CMOS control electronics ASIC.

© The Author(s) 2016. Published by ECS. This is an open access article distributed under the terms of the Creative Commons Attribution 4.0 License (CC BY, http://creativecommons.org/licenses/by/4.0/), which permits unrestricted reuse of the work in any medium, provided the original work is properly cited. [DOI: 10.1149/2.0321606jss] All rights reserved.

Manuscript submitted March 25, 2016; revised manuscript received April 11, 2016. Published April 22, 2016. This was Paper 879 presented at the Phoenix, Arizona, Meeting of the Society, October 11–15, 2015.

The development of 3D Integrated Circuit (3D IC) is the complementary approach of microsystem miniaturization to maximize electrical device performances. 3D integration, where planar dies are stacked and connected to each other using Through Silicon Vias (TSV), allows better electrical performances, higher scale factor and advanced functionalities.<sup>1</sup> TSVs are vertical interconnections insulated from the silicon substrate used to shorten the path between chips, reducing power consumption while increasing interconnection density and electrical performances.<sup>2</sup> High aspect ratio TSV (HAR TSV) defines a TSV where its length is at least 8 times higher than its diameter.

Copper TSV fabrication is realized in 2 steps. First, a vertical hole is etched in the silicon substrate, traditionally by Deep Reactive Ion Etching (DRIE).<sup>3</sup> Then the hole is metallized through the deposition of an insulator (to ensure electrical insulation of the interconnection), the deposition of a barrier layer (to prevent copper migration from the interconnection to the silicon substrate<sup>4</sup>) and the electroplating of the TSV copper filling (to ensure electrical conductivity of the interconnection). There are three approaches to integrate TSV metallization in the overall microsystem fabrication process flow: "Via-First" defines TSV metallization realized before the Front End of Line (FEOL) and the Back End of Line (BEOL) processes; "Via-Last" defines metallization realized after FEOL and BEOL processes. "Via-Middle", which defines metallization realized between FEOL and BEOL.<sup>5</sup> Copper TSV cannot be metallized in Via-First as the FEOL requires high temperature processes that cause copper diffusion into the silicon.<sup>6</sup> For these reasons, doped polysilicon is used in Via-First<sup>7</sup> or tungsten is used in Via-Middle.<sup>8</sup> Unfortunately, these materials have lower electrical conductivity than copper. To be used in 3D IC, copper TSVs have to be metalized in Via-Middle or Via-Last. In either case, all processes for TSV metallization must be realized at temperature below  $\sim$ 400°C to prevent any damage to the FEOL structures. In most cases, the TSV insulation layer is based on silicon dioxide (SiO<sub>2</sub>). As the growth of a thermal silicon dioxide is not compatible with the Via-Middle and the Via-Last approaches due to the temperature required, most of the SiO<sub>2</sub> deposition technics use Chemical Vapor Deposition (CVD) based methods and are costly due to the growth conditions required to get a conformal insulator layer in deep structures.<sup>2</sup> This point makes HAR copper TSV metallization challenging in the Via-Middle and Via-Last process flows in 3D integrated microsystem development.

Aveni (formerly known as Alchimer) has proposed a wet process flow to metalize HAR TSV, composed of a grafted polymer to electrically insulate the TSV, a chemical grafted nickel based layer for barrier diffusion layer and a final electrografted copper filling.<sup>9,10</sup> The proposed alternative to SiO<sub>2</sub> based dielectric uses an electrografted poly-4-vinylpyridine (P4VP) polymer to electrically insulate HAR TSV.11 The electrical properties of a P4VP electrografted film onto flat Si substrate, as measured by aveni and given in the Table I,<sup>12</sup> show that P4VP dielectric film properties are comparable to SiO<sub>2</sub>. The main benefit of the electrografting process is the reduction in cost of ownership per wafer with respect to conventional dry approaches used to insulate HAR TSV with SiO<sub>2</sub>. Its capability to be implementable in any plating equipment, allowing savings compared to traditional dry process ones. Electrografted polymers smoothly follow surface topology<sup>13</sup> and thus are insensitive to TSV scalloped walls, allowing Bosch process to be realized at a higher rate to reduce the overall TSV manufacturing costs. Moreover, electrografted P4VP is used as adhesion promoter for NiB electroless process. As the NiB layer is not only a good barrier to copper diffusion<sup>14</sup> but also conductive enough for direct copper filling plating, there is no need of copper seed layer.<sup>14,15</sup> Thus, TSV metallization can be achieved without the copper seed layer.

Electrografting creates covalent bonds between the silicon surface and the electrografted P4VP layer.<sup>9,13</sup> It has been demonstrated that P4VP grafted on Silicon flat substrate passes a scribe tape test with 16 squares scribes (16/16 pass).<sup>9</sup> The first evaluation of the electrografted P4VP capability to act as a copper diffusion barrier layer shows promising results, yet it has not been fully demonstrated.<sup>11</sup> In the present case, the barrier diffusion property is realized through the electroless of the NiB layer on the electrografted polymer. It has been demonstrated that a thin NiB layer, chemically grafted to an electrografted P4VP insulator has equivalent barrier property than TiN.<sup>9,10</sup> The full stack (polymer, NiB and Copper) passes a scribe tape test with 16 squares scribes (16/16 pass)<sup>9</sup> on Si flat surface.

Table I. Electrical properties compared to $SiO_2$ .	of P4VP electro	ografted film
Parameters	P4VP	SiO <sub>2</sub>
Dielectric Constant	3.0 F/m	3.9 - 4.2 F/m
Breakdown field	28 MV/cm	10 MV/cm
Leakage Current @ 0.25 MV/cm	15 nA/cm <sup>2</sup>	10 - 20 nA/cm <sup>2</sup>

\*Electrochemical Society Student Member.

\*\*Electrochemical Society Member.

<sup>z</sup>E-mail: thomas.dequivre@usherbrooke.ca

. ...



Figure 1. SEM image of a sample cross-section before TSV metallization.

This technology has been demonstrated on bare silicon substrates etched with HAR TSV,<sup>9,12</sup> which for example can be used for silicon interposers. To our knowledge, this method has not yet been demonstrated on CMOS devices after the BEOL processes. In this paper, we report on the successful use of electrografted P4VP to insulate HAR copper TSVs in a Via-Last approach on CMOS. As a demonstration, the metallization was performed for die-to-die 3D integration of a 22  $\times$  22 photodiode array tier onto a CMOS control electronic ASIC.<sup>16</sup>

## **Experimental and Sample Preparation**

HAR copper TSV metallization was realized in Via-Last process flow conditions on  $23 \times 23$  mm p-type silicon coupons diced from a 150 mm CMOS wafer. On these coupons, 3 copies of the CMOS  $22 \times$ 22 photodiode array were present. The foundry encapsulating silicon nitride layer has been removed on the contact pads. A TSV is to be fabricated for each photodiode.

All further experiments were realized in a class 100 cleanroom laboratory. A  $\sim$ 600 µm thick SiN<sub>x</sub> protective layer is deposited by Plasma Enhanced Chemical Vapor Deposition (PECVD) to protect the CMOS contact pads. HAR TSVs of 8 µm diameter (at mouth) for 50 µm depth were etched using DRIE Bosch process, then cleaned 10 minutes under O<sub>2</sub> plasma to remove organic deposits from the DRIE process.<sup>17</sup> Figure 1 presents a SEM image of a sample cross section of a TSV site after DRIE etching and prior to electrografting. The rugged texture is inherent to the DRIE etching process.

The TSVs are holes of 8 microns of diameter at mouth and 50 microns depth. A key issue is to ensure that any process solutions penetrate properly such narrow structures. Therefore, before any wet processes (surface preparation and electrografting), the samples are rinsed using deionized water (DI water) and then dipped in a beaker containing DI water which is placed in a primary vacuum chamber for 5 minutes. As the pressure decreases in the chamber, trapped air is expelled from the TSVs and replaced by deionized water. The excess of water on top of the sample is removed with special care to not dry the wetted TSVs. This "pre-wet" method allows the chemicals to react with the TSV in its entirety. Between wet processes, samples are carefully rinsed with DI water.

Two different methods of surface preparation were tested. Method A is based on the so-called RCA clean commonly used in microelectronics.<sup>2</sup> The first step consists of a surface cleaning prior to silicon dioxide removal. We used Standard Clean 1 (SC-1), a mixture of  $H_2O_2$ ,  $NH_4OH$  and  $H_2O$ , to remove organic residues and particles from the silicon substrate. The second step used diluted HF to remove the native SiO<sub>2</sub> on the TSV exposed silicon surface and to passivate that surface by the creation of Si-H hydrophobic terminations.<sup>18</sup> The third step used a second SC-1 solution to remove organic residues and particles of the Si surface. This also creates a thin silicon dioxide layer<sup>19</sup> (~10 Å) along with a silanol functionalized (Si-OH bond) surface.<sup>18</sup> The last step uses a Piranha solution (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O) to remove the remaining organic and metal contaminants.<sup>20</sup> Piranha solutions are known to be particularly effective on organic residues.

In Method B, the first step is composed of an  $O_2$  plasma to remove organics prior to silicon dioxide removal. The second step used diluted HF to remove native SiO<sub>2</sub> of the TSV exposed silicon surface and to passivate it with Si-H hydrophobic bonds. The sample is then rinsed and dried under N<sub>2</sub>. The third step uses an UV/Ozone cleaning to remove organics contaminants<sup>21</sup> and to create a thin silicon oxide layer at the surface.<sup>22</sup> Directly after the third step, the samples were dipped in water at room temperature for an extended period of time. The last step uses Piranha solution, to remove any remaining organic and metal contaminants.

The electrografting of P4VP is realized in a two electrodes electrochemical cell, using aveni's  $eG^{3D}$  Isolation chemical solutions. We fabricated a sample holder, electrically connected to a Keithley 236 SMU. The sample, used as working electrode, is placed on a 25 × 25 mm recess realized in the center of the sample holder and is fixed using copper tape at its four edges allowing current to directly flow from the sample holder to the front side of the silicon sample. A fabricated O-ring is used to expose the desired area of the sample containing the HAR TSVs to the electrografting solution, while preventing the solution to reach the electrical contacts. A platinum ring is used as counter electrode. Reverse pulsed amperometry conditions are applied for 20 minutes at room temperature. After 20 minutes of electrografting process, a 130 to 160 nm thick layer of P4VP is grafted to the wall of the HAR TSVs (Figure 2). Other non-grafted P4VP chains<sup>23</sup> are



Figure 2. SEM image of a TSV cross section after P4VP electrografting. On the right, high magnification images at the top, middle and bottom the TSV showing the excellent P4VP coverage and uniformity.



Scheme 1. Electrochemical reduction of NBD and PNP grafting onto Silicon substrate.

still present in the solution or adsorbed at the surface of the sample but were removed after rinsing of the sample. The samples are dried under N<sub>2</sub> before anneal at 200°C under N<sub>2</sub> to evaporate the remaining water contained in the polymer. Then a conductive NiB barrier layer is deposited by chemical grafting using aveni's  $cG^{3D}$  Barrier chemical solutions.<sup>12</sup> This electroless process creates strong chemical bonds between the electrografted polymer and the NiB layer. Bottomup copper electrografting is realized using the NiB barrier as seed layer with aveni's  $eG^{3D}$  fill chemical solutions.<sup>12</sup> A final annealing is realized at 200°C under H<sub>2</sub>/N<sub>2</sub>.

#### **Results and Discussion**

The Figure 2 shows typical results obtained on a sample after P4VP electrografting with either of method A or B as surface preparation. The SEM images show that only the TSV walls are covered with the electrografted P4VP. Moreover, the electrografted P4VP follows closely the textured walls of the TSV. We also notice that, even with a field oxide overhang, the electrografted polymer covers perfectly all exposed silicon. This is a challenge for most physical deposition methods.

This excellent uniformity is due to electrografting growing mechanism. Electrografting methods are electro-initiated processes.<sup>13</sup> In our case, because of the electrical contacts are realized on the edge of the silicon coupon, a faradaic current can only occur at the interface between the silicon surface of the HAR TSVs and the electrografting solution, other structures being protected by lower conductive materials (field oxide or SiN layer). Thus, P4VP can only be grafted at HAR TSVs silicon surface. The electrografting solution provided by aveni contains organic reactants in an aqueous acidic media: 4-nitrobezen diazonium (NBD) and monomers of 4-vinylpyridine (4VP). The electrografting mechanism of P4VP onto Si in aqueous media through reduction of diazonium salts is complex. However, a mechanism based on electrochemical initiation followed by a purely chemical polymerization has been proposed.12,24,25 In a first electroinitiated step, aryl radicals must be generated by the electrochemical reduction of NBD on the Si electrode. On p-type silicon, the Fermi

level  $(E_F)$  lay close to the silicon valence band (VB). All electronic energy levels below  $E_F$  are occupied, those above likely to be empty. For the electrochemical reduction of NBD to occur, a voltage has to be applied to move the  $E_F$  in more cathodic potential to reach the reduction potential of the NBD. In that case, electrons are able to transfer from the silicon electrode to the electrografting solution to reduce NBD at the interface: aryl radicals are generated by cleavage of the dinitrogen function according to the below equation, where "Ar" represents the aryl function:

$$ArN_2^+NO_2 + 1e^- \rightarrow Ar^{\bullet}NO_2 + N_2$$

During the cathodic pulse,  $E_F$  is moved negative enough for aryl radicals to be generated. These aryl radicals can covalently bond to the silicon surface through an electron transfer and a thin polyphenylene (PNP) film grow through the reaction between aryl radicals as shown in the Scheme 1.<sup>26</sup> Alternatively, other generated aryl radicals can initiate radical polymerization of 4VP monomers into P4VP:<sup>25</sup> polymerization initiation through the reaction between NBD aryl radicals and 4VP monomer in the C=C double links, polymerization propagation and termination of polymerization through grafting to the PNP layer onto the substrate. Scheme 2 presents this mechanism.

Experimentally, we observed that reverse pulse amperometry conditions applied on p-type Si-OH functionalized sample allowed the electrografting process of P4VP to grow faster and the grafted layer to be thicker. One of the hypotheses to explain this increase of kinetic and thickness could be the brutal inversion of the surface charge during the reverse pulse (anodic pulse): the polymer structure would stay opened by the creation of channels in the film, through desorption of physisorbed species, allowing reactive species to diffuse more easily from the electrografting solution to the silicon surface.<sup>27</sup> This phenomenon could facilitate the generation of aryl radicals for the 4VP polymerization process to be maintained. Nevertheless, this hypothesis remain to be demonstrated. Figure 2 shows that the very top of the TSV wall, at the junction with the field oxide, is covered with  $\sim$ 130 nm of P4VP, 20 microns deeper, the TSV is covered with  $\sim$ 150 nm of P4VP, and the bottom of the TSV is covered with  $\sim 160$  nm of P4VP. With the use of electrografted P4VP we managed to obtain an



Scheme 2. 4VP radical polymerization initiated by NBD aryl radical. "R" represents the pyridine function of 4VP.



Figure 3. Left: SEM image of a sample cross section image after Method A surface preparation and metallization. Right: SEM image of contact the sample contact pad, before and after Method A surface preparation.

excellent step coverage, up to 106% (ratio between thickness of the insulator on bottom and top of the TSV). The coverage properties of the electrografted P4VP is better than any other process considered so far for HAR TSV insulation in Via-Middle or Via-Last integration.

Figure 3 shows the result of the P4VP electrografting and metallization of HAR TSV after the Method A surface preparation. In some cases, the Method A surface preparation attacked the CMOS or contact pads through microscopic cracks or porosity of the added protective SiN<sub>x</sub> layer. A careful study of the problem lead us to link it to the use of the pre-wet vacuum chamber which enabled the surface preparation chemical solutions to reach the aluminum metal layers through cracks or porosity of the  $SiN_x$  layer. The SC-1 and piranha chemical bath are known to be very aggressive on aluminum.<sup>20</sup> Moreover, the generation of dioxygen bubbles during H<sub>2</sub>O<sub>2</sub> decomposition contributes to deteriorate the protective SiN<sub>x</sub> layer when they are expelled, leading to extended damages. Even when using weakened (diluted) versions of the SC-1 and Piranha solutions, major damages were noticed.

Figure 4 shows metallized TSV after the Method B surface preparation. In this figure, we clearly see that CMOS structures were not damaged by the surface preparation. The use of ozone and O<sub>2</sub> plasmas process in replacement of aggressive chemical solutions, provides the adequate TSV side wall surface states for the P4VP electrografting without damaging CMOS metal structures. As a demonstration of the capability of HAR TSVs to be metallized in Via-Last using a P4VP electrografted process, Figure 5 shows a large part of the  $22 \times 22$ 



Figure 4. SEM cross sectional picture of HAR TSVs cleaned with the Method B surface preparation and metallized after BEOL process.



Figure 5. SEM picture of HAR TSVs (part of a  $22 \times 22$  matrix) metallized in a Via-Last process flow using an electrografted P4VP layer as dielectric in a CMOS chip.

matrix of TSVs in a CMOS technology metallized after the Method B surface preparation. After TSVs metallization, Cu overburden is also covering photodiode structures. This Cu will be stripped using an electrochemical solution.

#### Summary

In this paper, we succeeded in electrografting P4VP to insulate HAR copper TSVs in a Via-Last process for die-to-die 3D integration of a  $22 \times 22$  photodiode array tier onto a CMOS control electronics ASIC. We developed a gentle method for the surface preparation of the silicon that allowed the electrografting process to occur in HAR TSV without damaging the BEOL structures of the CMOS. The electrografted P4VP is only grafted on the Si side walls of the TSV, leaving any other surface free of dielectric. The polymer smoothly covers the scalloped side walls of the TSV with better coverage uniformity than most dielectrics considered in Via-Middle or Via-Last processes. We demonstrated the capability of electrografted P4VP to be an alternative to SiO<sub>2</sub> based dielectric in HAR copper TSV metallization for Via-Last process flow.

### Acknowledgments

This work was performed at Université de Sherbrooke supported by grants from the Natural Sciences and Engineering Research Council of Canada (NSERC), PRIMA, MITACS and PROMPT, with the contributions Teledyne DALSA Semiconductor and aveni.

#### References

- 1. J. U. Knickerbocker, P. S. Andry, B. Dang, R. R. Horton, M. J. Interrante, C. S. Patel, R. J. Polastre, K. Sakuma, R. Sirdeshmukh, E. J. Sprogis, S. M. Sri-Jayantha, A. M. Stephens, A. W. Topol, C. K. Tsang, B. C. Webb et al., IBM J. Res. Dev., 52, 553 (2008).
- 2. P. Garrou, C. Bower, and P. Ramm, Handbook of 3D integration (2008).
- 3. Hongguang Liao, Min Miao, Xin Wan, Yufeng Jin, Liwei Zhao, Bohan Li, Yuhui Zhu, and Xin Sun, in 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, p. 1199-1202, IEEE (2008).
- 4. E. T. Ogawa, Ki-Don Lee, V. A. Blaschke, and P. S. Ho, IEEE Trans. Reliab., 51, 403 (2002).
- 5. J. Burns, Three Dimensional System Integration A. Papanikolaou, D. Soudris, and R. Radojcic, Editors, p. 21, Springer US, Boston, MA (2011).
- 6. S. X. Zhang, S. W. R. Lee, L. T. Weng, and S. So, in 2005 6th International Confer-
- ence on Electronic Packaging Technology, vol. 2005, p. 51–56, IEEE (2005).
  7. A. Agarwal, R. B. Murthy, V. Lee, and G. Viswanadam, in 2009 11th Electronics Packaging Technology Conference, p. 317–320, IEEE (2009).
- 8. G. Pares, N. Bresson, S. Minoret, V. Lapras, P. Brianceau, J. F. Lugand, R. Anciant, and N. Sillon, in 2011 IEEE International Conference on IC Design & Technology, p. 1-4, IEEE (2011).
- 9 C. Truzzi, F. Raynal, and V. Mevellec, 2009 IEEE Int. Conf. 3D Syst. Integr., 1-6 (2009).
- S. L., V. M. D. Suhr, J. Gonzales, I. Bispo, F. Raynal, and C. Truzzi, MRS Fall Meet. 10. (2008).
- 11. V. Mevellec, D. Suhr, T. Dequivre, P. Blondeau, L. Religieux, and F. Raynal, Electrografted insulator layer as copper diffusion barrier for TSV interposers, Orlando (2013).

- 12. F. Raynal, in *Electroplating*, Darwin Sebayang, Editor, InTech (2012).
- 13. D. Bélanger and J. Pinson, Chem. Soc. Rev., 40, 3995 (2011).
- M. Yoshino, Y. Nonaka, J. Sasano, I. Matsuda, Y. Shacham-Diamand, and T. Osaka, *Electrochim. Acta*, **51**, 916 (2005).
- T. Osaka, N. Takano, T. Kurokawa, T. Kaneko, and K. Ueno, *Surf. Coatings Technol.*, 169–170, 124 (2003).
- B.-L. Berube, V.-P. Rheaume, S. Parent, L. Maurais, A. C. Therrien, P. G. Charette, S. A. Charlebois, R. Fontaine, and J.-F. Pratte, *IEEE Trans. Nucl. Sci.*, 62, 710 (2015).
- 17. S. Kim, H. Seo, Y. Kim, and H. Jeon, J. Korean Phys. Soc., 41, 247 (2002).
- 18. G. J. Pietsch, J. Vac. Sci. Technol. B Microelectron. Nanom. Struct., 12, 78 (1994).
- 19. K. Tsunoda, E. Ohashi, and S. Adachi, *J. Appl. Phys.*, **94**, 5613 (2003).
- K. R. Williams, K. Gupta, and M. Wasilik, J. Microelectromechanical Syst., 12, 761 (2003).

- 21. S. Baunack and A. Zehe, Phys. Status Solidi A, 115, 223 (1989).
- A. Moldovan, F. Feldmann, G. Krugel, M. Zimmer, J. Rentsch, M. Hermle, A. Roth-Fölsch, K. Kaufmann, and C. Hagendorf, *Energy Procedia*, 55, 834 (2014).
- S. Palacin, C. Bureau, J. Charlier, G. Deniau, B. Mouanda, and P. Viel, *Chemphyschem*, 5, 1468 (2004).
- Z. Salmi, S. Gam-Derouich, S. Mahouche-Chergui, M. Turmine, and M. M. Chehimi, *Chem. Pap.*, 66, 369 (2012).
- V. Mévellec, S. Roussel, L. Tessier, J. Chancolon, M. Mayne-L'Hermite, G. Deniau, P. Viel, and S. Palacin, *Chem. Mater.*, 19, 6323 (2007).
- 26. G. Deniau and L. Azoulay, Chem. Mater., 5421 (2006).
- M. Ceccato, A. Bousquet, M. Hinge, S. U. Pedersen, and K. Daasbjerg, *Chem. Mater.*, 23, 1551 (2011).