DE LA RECHERCHE À L'INDUSTRIE



Full 300 mm Electrical Characterization of 3D Integration Using High Aspect Ratio (10:1) Mid-Process Through Silicon Vias

F. Gaillard¹, <u>T. Mourier¹</u>, L. Religieux³, D. Bouchu¹,
C. Ribiere¹, S. Minoret¹, M. Gottardi¹, G. Romero²,
V. Mevellec³, C. Aumont²

¹ CEA-Leti, ² STMicroelectronics, ³ aveni

www.cea.fr







Introduction

> 3D Integration and why increasing aspect ratio

New metallization of High aspect ratio TSV


- MOCVD TiN barrier
- Electrografted seed layer : eG^{3D}
 - ✓ Characterization
 - ✓ Transfer on 300 mm platform
- Integration and electrical results
- Conclusions and perspectives







In the near future, the electronic circuit will probably be looking like this and will integrate complex electronic systems on silicon



Smaller - More Performance with higher functionalities - Cheaper








- Higher and higher aspect ratios are today forecasted
- TSV Mid-process
 - > From 10x100 μ m today to 10x150 μ m or 5x80 μ m depending on application
- Where are the challenges for metallization of these TSVs?

Barrier	 Conformal deposition Good barrier properties for process temperature
Seed	 Conformal deposition, continuous on sidewalls Low resistance
Plating	 Void free deposition in whole TSV Low overburden
TMaurice EDTO 2045 204	

HIGH ASPECT RATIOS – ALTERNATIVE SEED LAYER

Electrografted seed layer



Can be used as a PVD seed repair or directly as DoB (Direct on Barrier)






HIGH ASPECT RATIOS SEED LAYER – eG^{3D}


Transfer to 300 mm scale

Copper filling

10x100 µm TSVs filled with the 2 selected options: seed repair or direct on barrier seed



PVD barrier + Cu seed layer + eG^{3D} repair process



MOCVD TiN barrier + Cu seed flash + eG^{3D} seed layer process


Void free filling obtained on both metallization options








Complete integration was performed using TSV mid process flow





Test structure : Kelvins and daisy chains



10x100 µm Kelvin TSV

10x100 μm : 2 to 754 TSVs Daisy Chain

Metallization splits for comparison


Split 1 : PVD barrier/seed repair option

Split 2 : MOCVD TiN barrier/seed repair option

Split 3 : MOCVD barrier/Flash PVD Cu/eG3D seed layer







10 x 100 µm - Kelvin TSV

INTEGRATION

10 x 100 µm - 754 TSV daisy chain

- Excellent yield whatever metallization conditions
- Sharp distribution
- No clear difference between the splits
- Same distribution as 10x80 µm full PVD reference, difference is due to TSV height








Process extendibility to higher TSV

> Same process was applied to 12:1 aspect ratio TSV (10 x 120 μ m)







Option 2 MOCVD TiN – Flash Cu PVD 200 nm -200 nm eG^{3D} seed

- Both presented metallization options are extendible to 12:1 aspect ratio







CONCLUSIONS

- A new metallization process has been demonstrated enabling copper filling of high aspect ratio TSV based on :
 - A low temperature MOCVD TiN barrier material
 - An Electrografted seed layer that can be used in stand alone or as a seed repair option
- Process development was performed and transferred on a 300 mm platform
- Electrical integration was realized showing no degradation of TSV performances compared to reference iPVD metallization
- Extendibility of this process for higher aspect ratio has been demonstrated and integration is on going on 12:1 AR
- Adhesion is still under investigation through process and hardware optimization to remove the copper flash PVD





I would like to acknowledge :

- The 300 mm plating team
- People working on integration on the 300 mm 3D pilot line
- aveni process team
- Fabienne Allain for the electrical measurements

Thank you for your attention

Grenoble - France