



Datasheet

X3USN0154X0TL3-A

Contents

- Features 1
- Maximum Ratings 2
- Electrical Characteristics 3
- Package Dimensions 8
- Revision History 10
- Applications 1
- Thermal Characteristics 2
- Characteristics Diagrams 4
- Important Notice 9



Features

V_{DS}	$R_{DS(on)}@V_{GS}=10V$	I_D
150V	3.4m Ω	250A

- Excellent FoM
- Low $R_{DS(on)}$ to minimize conduction losses
- 100% ΔV_{DS} , UIS & R_g Tested

Applications

- Hard Switching and High Speed Circuit
- Synchronous Rectification in SMPS
- DC/DC in Telecoms and Industrial



HF Halogen-Free



Type	Package	Qty
X3USN0154X0TL3-A	TOLL	2000

Maximum Ratings (T_C=25°C unless otherwise specified)

Symbol	Parameter		Rating	Unit
V(BR)DSS	Drain-Source Breakdown Voltage		150	V
VGS	Gate-Source Voltage		±20	V
IS	Diode Continuous Forward Current (Wire bond limited)	T _C = 25°C	250	A
ID	Continuous Drain Current @VGS=10V(Wire bond limited)	T _C = 25°C	250	A
	Continuous Drain Current @VGS=10V (Silicon limited)	T _C = 25°C	268	A
		T _C = 100°C	190	A
IDM	Pulse Drain Current Tested ①	T _C = 25°C	1066	A
EAS	Maximum Avalanche Energy, Single Pulsed ②		1640	mJ
PD	Maximum Power Dissipation ③	T _C = 25°C	600	W
PDSM	Maximum Power Dissipation ④	T _A = 25°C	3.6	W
T _J , T _{STG}	Operating Junction and Storage Temperature Range		-55 to 175	°C

Thermal Characteristics





Symbol	Parameter	Typical	Max	Unit
RθJC	Thermal Resistance, Junction-to-Case ⑤	0.15	0.25	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient ⑥	31	42	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _J =25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	150	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current (T _J =25°C)	V _{DS} =150V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current (T _J =125°C)	V _{DS} =150V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.5	3.2	4.5	V
R _{DS(on)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =20A	--	3.4	4.0	mΩ
		(T _J = 100°C)	--	5.5	--	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =75V,V _{GS} =0V, f=1MHz	--	5590	--	pF
C _{oss}	Output Capacitance		--	751	--	pF
C _{rss}	Reverse Transfer Capacitance		--	14.5	--	pF
R _g	Gate Resistance	f=1MHz	--	7.0	--	Ω
Q _g	Total Gate Charge	V _{DS} =75V,I _D =20A, V _{GS} =10V	--	43.0	--	nC
Q _{gs}	Gate-Source Charge		--	19.5	--	nC
Q _{gd}	Gate-Drain Charge		--	11.5	--	nC
Switching Characteristics						
T _{d(on)}	Turn-On Delay Time	V _{DD} =75V, I _D =20A, R _G =3.9Ω, V _{GS} =10V	--	21.6	--	ns
T _r	Turn-On Rise Time		--	11.2	--	ns
T _{d(off)}	Turn-Off Delay Time		--	43.6	--	ns
T _f	Turn-Off Fall Time		--	19.8	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on Voltage	I _{SD} =20A, V _{GS} =0V	--	0.77	1	V
T _{rr}	Reverse Recovery Time	V _{DD} =75V I _{SD} =20A, V _{GS} =0V di/	--	119	--	ns
Q _{rr}	Reverse Tecovery Charge	dt=115 A/μs	--	720	--	nC

- NOTE: ① This current is calculated on single pulse with 10us Pulse & Duty Cycle =10%
- ② This maximum value is based on starting $T_J=25^{\circ}\text{C}$, $L=0.5\text{mH}$, $R_G=25\Omega$, $I_{AS}=81A$, $V_{GS}=10V$; 100% FT tested at $L=0.5\text{mH}$, $I_{AS}=40A$.
- ③ The power dissipation P_d is based on $T_J(\text{max})$, using junction-to-case thermal resistance $R_{\theta JC}$.
- ④ The power dissipation P_{dsm} is based on $T_J(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of $R_{\theta JA}$ is measured with the device in a still air environment with $T_A=25^{\circ}\text{C}$.

Characteristics Diagrams






Fig 5. Source-Drain Diode Forward Voltage




Fig 6. On-Resistance vs. Junction Temperature




Fig 7. Gate Threshold Variation vs. Junction Temperature




Fig 8. Gate Charge Characteristics




Fig 9. Capacitance Characteristics




Fig 10. Power Derating




Fig 11. Current Derating




Fig 12. Safe Operating Area





Fig 13. Normalized Maximum Transient Thermal Impedance

Package Dimensions



Notes:

1. All dimensions are in mm, angles in degrees.
2. Dimensions do not include mold flash protrusions or gate burrs.

Symbol	DIMENSIONS (unit : mm)			Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max		Min	Typ	Max
A	2.20	2.30	2.40	E3	--	9.20	--
b	0.70	0.80	0.90	e	1.20 BSC		
b1	9.70	9.80	9.90	H	11.58	11.68	11.78
b2	0.42	0.46	0.50	H1	6.65	6.75	6.85
c	0.492	0.500	0.508	H2	--	7.30	--
D	10.28	10.38	10.48	L	1.70	1.90	2.10
E	9.80	9.90	10.00	L1	--	0.70	--
E1	--	7.80	--	L2	--	0.60	--
E2	--	8.80	--	L3	1.05	1.15	1.25



X3USN0154X0TL3-A

150V N-Channel Advanced Power MOSFET

Revision History

Document revision	Date	Description of changes
1.0	2025.6.25	Target datasheet



X3USN0103X0D2A

100V N-Channel Advanced Power MOSFET

Important Notice

The information provided in this document is for informational purposes only and should not be construed as a warranty of condition, character, or performance under any circumstances. Xienergy disclaims any liability arising from the application or use of any of the products described herein, including but not limited to any personal injury, death, or damage to property or the environment. No license, patent or any other intellectual property rights are granted or transferred. Xienergy reserves the right to amend without prior notice. All rights reserved.

Questions?

Email: info@xienergy.com

Web: www.xienergy.com

Tel: 1-778.588.1119

Copyright © 2024

Xienergy Systems, Inc.

Vancouver, Canada