


Single-Mode 100GBASE 4WDM-40 QSFP28 Transceiver RoHS Compliant

Features

- Supports 103Gbps
- Single 3.3V Power Supply and Power dissipation
Standard: <4W
- Up to 40km over SMF with FEC on host
- RoHS-6 compliant (lead-free)
- Operating case temperature range of
Standard: 0°C to 70°C
- Four 25Gbps Cooled DFB LAN-WDM lasers on transmitter side
- APD and TIA array on the receiver side
- 4x25G electrical interface
- Duplex LC receptacles
- I²C interface with integrated Digital Diagnostic Monitoring
- Safety Certification: TUV/UL/FDA
- RoHS Compliant



Applications

- 100G 40km applications with FEC on host side
- 100G Datacom & Telecom connections

Ordering Information

Part No.	Data Rate	Fiber	Distance *(note3)	Interface	Temp.	DDMI
AC-B-Q284W40-xx	103Gbps	SMF	40km	LC	0°C~+70°C	Yes

Product Description

Axiom's AC-B-Q284W40-xx QSFP28 transceiver modules are designed for 100 Gigabit Ethernet links over 40km single mode fiber. Digital diagnostics functions are available via an I²C interface, as specified by the QSFP+ MSA. They are also compliant with 100G 4WDM-40 MSA.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Storage Temperature	T _s	-40	+85	°C
Supply Voltage	V _{cc}	-0.5	3.6	V
Operating Relative Humidity	RH	5	85	%

*Exceeding any one of these values may destroy the device immediately.

Recommended Operating Conditions

Parameter	Symbol	Min.	Typical	Max.	Unit
Operating Case Temperature	T _c	0		70	°C
Power Supply Voltage	V _{cc}	3.135	3.3	3.465	V
Power Dissipation	P _D			4	W

Performance Specifications – Electrical

Parameter	Symbol	Min.	Typ.	Max	Unit	Notes
Transmitter						
Differential Data Input Swing Per Lane				900	mV _{p-p}	
Input Impedance (Differential)	Z _{in}			10	%	
Stressed Input Parameters						
Eye Width		0.46			UI	
Applied Pk-Pk Sinusoidal Jitter		IEEE 802.3bm Table 88-13				
Eye Height		95			mV	
DC Common Mode Voltage		-350		2850	mV	
Receiver						
Differential Output Amplitude		200		900	mV _{p-p}	
Output Impedance (Differential)	Z _{out}			10	%	
Eye Width		0.57			UI	
Eye Height Differential		228			mV	
Vertical Eye Closure				5.5	dB	

Optical Characteristics

100GBASE 4WDM-40 Operation

Parameter	Symbol	Min.	Typical	Max.	Unit
Transmitter					
Signaling Speed per Lane	BR _{AVE}		25.78		Gbps
Data Rate Variation		-100		+100	ppm
Lane_0 Center Wavelength	λ_{C0}	1294.53	1295.56	1296.59	nm
Lane_1 Center Wavelength	λ_{C1}	1299.02	1300.05	1301.09	nm
Lane_2 Center Wavelength	λ_{C2}	1303.54	1304.58	1305.63	nm
Lane_3 Center Wavelength	λ_{C3}	1308.09	1309.14	1310.19	nm
Total Average launch Power	P _T			12.5	dBm
Average Launch Power per Lane*(Note4)	Peach	-2.5		6.5	dBm
Optical Modulation Amplitude(OMA), each lane(max)	OMA _{max}			6.5	dBm
Optical Modulation Amplitude(OMA), each lane(min) *(Note5)	OMA _{min}	0.5			dBm
Launch power in OMA minus TDP, each lane(min)	OMA-TDP	-0.5			dBm
Average launch Power of OFF Transmitter per Lane				-30	dBm
Side-mode Suppression Ratio	SMSR _{min}	30			dB
Difference in Launch Power Between Any Two Lanes (OMA)				4	dB
Optical Return Loss Tolerance		20			dB
Transmitter Reflectance*(Note6)				-26	
Extinction Ratio*(Note7)	ER	4.5			dB
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}*(Note7)		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}			
Receiver					
Signaling Speed per Lane	BR _{AVE}		25.78		Gbps
Data Rate Variation		-100		+100	ppm
Receiver Overload per Lane	Psat	-3			dBm
Lane_0 Center Wavelength	λ_{C0}	1294.53	1295.56	1296.59	nm
Lane_1 Center Wavelength	λ_{C1}	1299.02	1300.05	1301.09	nm
Lane_2 Center Wavelength	λ_{C2}	1303.54	1304.58	1305.63	nm
Lane_3 Center Wavelength	λ_{C3}	1308.09	1309.14	1310.19	nm
Average Receive Power per Lane*(Note8)	Rxpow	-20.5		-3.5	dBm

Damage threshold per lane(min) *(Note9)	P_{damage}			-2.5	dBm
Receive Sensitivity in OMA per Lane*(Note10)	Rxsens			-18.5	dBm
Stressed Receiver Sensitivity (OMA) per Lane*(Note11)	RX_{SRS}			-16	dBm
Optical Return Loss	ORL			-26	dB
LOS Assert	LOSA	-30			dBm
LOS De-Assert	LOSD			-21	dBm
LOS Hysteresis		0.5			dB
Conditions of stressed receiver sensitivity test:					
Vertical eye closure penalty per lane*(Note12)			2.5		dB
Stressed eye J2 Jitter per lane*(Note12)			0.33		UI
Stressed eye J4 Jitter per lane*(Note12)			0.48		UI
SRS eye mask definition {X1, X2, X3, Y1, Y2, Y3}*(Note12)			{0.39, 0.5, 0.5, 0.39, 0.39, 0.4}		

Note4: Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.

Note5: Even if the TDP < 1.0dB, the OMA (min) must exceed this value.

Note6: Transmitter reflectance is defined looking into the transmitter.

Note7: Eye mask hit ratio is 5E-5.

Note8: Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.


Note9: The receiver shall be able to tolerate, without damage, continuous exposure to an optical signal having this average power level.

Note10: Receiver sensitivity (OMA), each lane (max) at 5E-5 BER is a normative specification.

Note11: Measured with conformance test signal at TP3 for BER = $5 \cdot 10^{-5}$.

Note12: Vertical eye closure penalty, stressed eye J2 Jitter, stressed eye J4 Jitter, and SRS eye mask definition are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

QSFP28 Transceiver Electrical Pad Layout



Top Side
Viewed From Top

Bottom Side
Viewed From Bottom

Pin Arrangement and Definition


Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTTL-I	ModSelL	Module Select	3	
9	LVTTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVC MOS- I/O	SCL	2-wire serial interface clock	3	
12	LVC MOS- I/O	SDA	2-wire serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1

24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL	Interrupt	3	
29		VccTx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply	2	2
31	LVTTL-I	LPMode	Low Power Mode	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1

1: GND is the symbol for signal and supply (power) common for the QSFP28 module. All are common within the QSFP28 module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Vcc Rx Vcc1 and Vcc Tx may be internally connected within the QSFP28 Module in any combination. The connector pins are each rated for a maximum current of 1000mA.

Mechanical Specifications



*This 2D drawing only for reference, please check with Axiom before ordering.