

# 64Mbit Quad-SPI Pseudo-SRAM Data Sheet

# CSS6404S

Version: 1



# Table of Contents

|     | Table of contents                        | 2  |
|-----|--|----|
| 1.  | Feature and Specification                | 4  |
| 2.  | Description                              | 4  |
| 3.  | Package Information                      | 5  |
|     | 3.1 Package Outline Drawing              | 5  |
| 4.  | Ordering Information                     | 7  |
|     | 4.1 Part Number                          | 7  |
| 5.  | Package Ball Signal Table                | 8  |
| 6.  | Function Diagram                         | 8  |
| 7.  | Powerup Initialization                   | 9  |
| 8.  | Interface Description                    | 9  |
|     | 8.1 Address Space                        | 9  |
|     | 8.2 Page Size                            | 9  |
|     | 8.3 Drive Strength                       | 9  |
|     | 8.4 Power-On Status                      | 9  |
|     | 8.5 Command/Address Latching Truth Table | 10 |
|     | 8.6 Command Termination                  | 10 |
| 9.  | Halfsleep <sup>™</sup> Mode Operation    | 11 |
| 10. | . SPI Mode Operations                    | 12 |
|     | 10.1 Access Using CRE                    | 12 |
|     | 10.2 SPI Write Operations                | 14 |
|     | 10.3 SPI Quad Mode Enable Operation      | 15 |
| 11. | . Read ID                                | 15 |
|     | 11.1 SPI Read ID Operation               | 15 |
| 12. | . QPI Mode Operations                    | 16 |
|     | 12.1 QPI Mode Operations                 | 16 |
|     | 12.2 QPI Write Operations                | 17 |
|     | 12.3 QPI Mode Exit Operation             | 17 |
| 13. | . Reset Operation                        |    |
| 14. | . Input/Output Timing                    | 18 |
| 15. | . Electrical Specifications              | 19 |
|     | 15.1 Absolute Maximum Ratings            | 19 |
|     | 15.2 Pin Capacitance                     | 20 |
|     | 15.3 Decoupling Capacitor Requirement    | 20 |
|     | 15.4 Operation Conditions                | 21 |
|     | 15.5 DC Characteristics                  | 21 |



| 15.6 AC Characteristics22 |
|---------------------------|
| 16. Revision History      |



The CSS6404S is general part number of 64Mb Quad-SPI Pseudo-SRAM product family. The package type and detailed part number refers to 3. Package Information, 4 Ordering Information and 4.1 Part Number.

#### 1. Feature and Specification

#### Interface:

SPI/QPI with SDR mode

#### Single Supply Voltage:

VDD=1.62 to 1.98V

#### Performance:

Clock rate up to 84MHz

#### Organization:

64Mb, 8M x 8bits

#### Addressable Bit Range:

A[22:0]

Page Size:

1024 bytes

#### **Refresh:**

Self-managed

#### **Operating Temperature Range (refer to 4.1 Part Number)**

Tc = -40°C to +85°C (standard for SOP8 package; USON only support down to -25C)

Tc = -40°C to +105°C (extended for SOP8 package)

#### **Maximum Standby Current**

300µA @ 105°C

200µA @ 85°C

#### Typical Halfsleep<sup>™</sup> Mode with data retained

20μΑ @ 25°C

 $50\Omega$  Output Drive Strength LVCMOS.

#### Linear Burst:

Supported up to 84MHz and can cross page boundary as long as tCEM is met.

#### Software Reset

Ultra Low Power Halfsleep<sup>™</sup> Mode with data retention.

### 2. Description

The feature of the CSS6404S is a high speed, low pin count interface. It has 4 SDR I/O pins and operates in SPI(serial peripheral interface) or QPI (quad peripheral interface) mode with frequencies up to 84 MHz. The data input (A/DQ) to the memory relies on clock (CLK) to latch all instructions, addresses and data. It is most suitable for low-power




# Cascadeteq Inc

and low cost applications like wearable or IoT devices. It incorporates a seamless selfmanaged refresh mechanism. Hence it does not require the support of DRAM refresh from system host. The self-refresh feature is a special design to maximize performance of memory read operation.


#### 3. Package Information


The CSS6404SS is available in standard package including 8-lead SOP-8L(150) The CSS6404SU is available in advanced package including 8-lead USON-8L(3x2mm)

Package Type: SOP/USON









Cascadeteq Inc reserves the right to change products and/or specifications without notice



# Cascadeteq Inc

:

|        | 1     | DIMENSION |      | 10   | DIMENSION |      |   |  |
|--------|-------|-----------|------|------|-----------|------|---|--|
| SYMBOL |       | (MM)      |      |      | (MIL)     |      |   |  |
|        | MIN.  | NOM.      | MAX. | MIN. | NOM.      | MAX. |   |  |
| A      | 1,35  | 1.60      | 1.75 | 53   | 63        | 69   | 1 |  |
| A1     | 0.10  | 0,15      | 0.25 | 4    | 6         | 10   |   |  |
| A2     | 1,35  | 1.45      | 1,55 | 53   | 57        | 61   |   |  |
| ь      | 0.31  | -         | 0,51 | 12   | -         | 20   |   |  |
| b1     | 0.28  | 0.40      | 0.48 | 11   | 16        | 19   |   |  |
| c      | 0.17  | ÷.        | 0.25 | 7    | -         | 10   |   |  |
| c1     | 0.17  | 0,20      | 0,23 | 7    | 8         | 9    |   |  |
| D      | 4,80  | 4.90      | 5,00 | 189  | 193       | 197  |   |  |
| E      | 1     | 6.00 BSC  |      |      | 236 BSC   | -    |   |  |
| E1     | 3,80  | 3,90      | 4.00 | 150  | 154       | 157  |   |  |
| в      |       | 1.27 BSC  |      |      | 50 BSC    |      |   |  |
| L      | 0.40  | 0,66      | 1.27 | 16   | 26        | 50   |   |  |
| L1     | 1     | 1.05 REF  |      |      | 41 REF    |      | 1 |  |
| ZD     | 1.000 | 0.55 REF  | -    | 1.1  | 22 REF    |      |   |  |
| h      | 0,25  | 0,38      | 0.50 | 10   | 15        | 20   |   |  |
| Y      |       | -         | 0.10 |      | -         | 4    | 3 |  |
| Ð      | 0°    | -         | 8°   | 0°   | -         | 8°   |   |  |
| 01     | 0"    |           |      | 0°   |           |      | - |  |

, REFER TO JEDEC STD: NS-012 AA,

DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS, MOLD FLASH, PROTRUSION AND GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.

DIMENSION "E1" DOES NOT INCLUDE INTERLEAD WOLD FLASH OR PROTRUSION, INTERLEAD WOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25mm PER SIDE,


'D' AND 'E1' DIMENSIONS ARE DETERMIND AT DATUM H .


ALLOWABLE DAMBAR PROTRUSION SHALL BE 0,10mm TOTAL IN EXCESS OF THE

'b' DIMENSION AT MAXIMUM MATERIAL CONDITION.


THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT,

#### 3.1.2 USON-8L (3x2mm) Drawing






Top View







| C      | MIL  | MILLIMETERS |      |  |  |  |  |  |
|--------|------|-------------|------|--|--|--|--|--|
| Symbol | MIN. | NOM.        | MAX  |  |  |  |  |  |
| Α      | 0.40 | 0.45        | 0.50 |  |  |  |  |  |
| A1     | 0.00 |             | 0.05 |  |  |  |  |  |
| D      | 2.90 | 3.00        | 3.10 |  |  |  |  |  |
| D1     | 0.10 | 0.20        | 0.30 |  |  |  |  |  |
| E      | 1.90 | 2.00        | 2.10 |  |  |  |  |  |
| E1     | 1.50 | 1.60        | 1.70 |  |  |  |  |  |
| L      | 0.40 | 0.45        | 0.50 |  |  |  |  |  |
| L1     | 0.30 |             |      |  |  |  |  |  |
| L2     |      |             | 0.15 |  |  |  |  |  |
| b      | 0.20 | 0.25        | 0.30 |  |  |  |  |  |
| e      | -    | 0.50 BS     | С    |  |  |  |  |  |

#### NOTE:


1. Scale 1:4

2. ALL DIMENSIONS AND TOLERANCES TAKE REFERANCE TO JEDEC MO-229

3. DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15MM AND 0.30MM FROM THE TERMINAL TIP. IF THE TERMINAL HAS OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION B SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

#### 4. Ordering Information

**Product Naming Rule:** 



#### 4.1 Part Number:

| Part Number  | Density | Temperature | Note |
|--------------|---------|-------------|------|
| CSS6404SU-L  | 64Mb    | 0-70C       | USON |
| CSS6404SU-LE | 64Mb    | -25~85C     | USON |
| CSS6404SS-L  | 64Mb    | 0-70C       | SOP8 |
| CSS6404SS-LI | 64Mb    | -40~85C     | SOP8 |
| CSS6404SS-LJ | 64Mb    | -40~105C    | SOP8 |




### 5. Package Ball Signal Table

#### Table 1Signals Table

| Symbol    | Туре   | SPI Mode        | Comments  |        |  |  |  |  |
|-----------|--------|-----------------|---|--------|--|--|--|--|
| VDD       | Power  |                 | Core suppl  | y 1.8V |  |  |  |  |
| VSS       | Ground |                 | Core supply   | ground |  |  |  |  |
| CE#       | Input  | Chip select, ac | Chip select, active low. When CE#=1, chip is in standby |        |  |  |  |  |
| CLK       | Input  |                 |   |        |  |  |  |  |
| SI/SIO[0] | 10     | Serial Input    |   |        |  |  |  |  |
| SO/SIO[1] | 10     | Serial          | IO[1] *   | IO[1]  |  |  |  |  |
| SIO[2]    | 10     |                 |   |        |  |  |  |  |
| SIO[3]    | 10     |                 | IO[3] *   | IO[3]  |  |  |  |  |

Note: \* Quad SPI mode

#### 6. Function Diagram





#### 7. Powerup Initialization

This SPI/QPI product includes an on-chip voltage sensor used to start the self-initialization process. When VDD reaches a stable level at or above minimum VDD, the device will require 150µs and user-issued RESET Operation to complete its self-initialization process. From the beginning of power ramp to the end of the 150µs period, CLK should remain LOW, CE# should remain HIGH (track VDD within 200mV) and SI/SO/SIO[3:0] should remain LOW.

After the Device Reset tRST  $\geq$  50ns period the device is ready for normal operation.




Figure 1 Power-Up Initialization Timing

#### 8. Interface Description

#### 8.1 Address Space

SPI/QPI PSRAM device is byte-addressable. 64M device is addressed with A[22:0].

#### 8.2 Page Size

Page size is 1K (CA[9:0]). The device operates in a linear bursting address sequence that crosses page boundary in a continuous manner. Note however that burst operations which cross page boundary have a lower max input clock frequency limit of 84MHz, and it can cross page boundary one time only in a burst.

#### 8.3 Drive Strength

The device powers up in  $50\Omega$ .

#### 8.4 Power-On Status

The device powers up in SPI Mode. It is required to have CE# high before beginning any operations.



## 8.5 Command/Address Latching Truth Table

The device recognizes the following commands specified by the various input methods

|                              |      |     |      | SPI Mode (C | QE=0, | )         |              |      | QPI Mode ( | QE=1 | )         |
|------------------------------|------|-----|------|-------------|-------|-----------|--------------|------|------------|------|-----------|
| Command                      | Code | Cmd | Addr | Wait Cycle  | DIO   | Max Freq. | Cmd          | Addr | Wait Cycle | DIO  | Max Freq. |
| Read                         | 'h03 | S   | S    | 0           | S     | 33        |              |      | N/A        |      |           |
| Fast Read                    | 'h0B | S   | S    | 8           | S     | 84        | Q            | Q    | 4          | Q    | 66        |
| Fast Read Quad               | 'hEB | S   | Q    | 6           | Q     | 84        | Q            | Q    | 6          | Q    | 84        |
| Write                        | 'h02 | S   | S    | 0           | S     | 84        | Q            | Q    | 0          | Q    | 84        |
| Quad Write                   | 'h38 | S   | Q    | 0           | Q     | 84        | same as 'h02 |      |            |      |           |
| Enter Quad Mode              | 'h35 | S   | •    |             |       | 84        | N/A          |      |            |      |           |
| Exit Quad Mode               | 'hF5 |     |      | N/A         |       |           | Q 84         |      |            |      | 84        |
| Reset Enable                 | 'h66 | S   | -    | -           |       | 84        | Q            | -    | -          | н    | 84        |
| Reset                        | 'h99 | S   |      | •           | -     | 84        | Q            | -    | -          |      | 84        |
| Halfsleep <sup>™</sup> Entry | 'hC0 | S   | +    | -           | -     | 84        | Q            | -    | -          |      | 84        |
| Read ID                      | 'h9F | S   | S    | 0           | S     | 33        | N/A          |      |            |      |           |


#### Table 2 True Table

Remark: S = Serial IO, Q = Quad IO

#### **8.6 Command Termination**


All Reads & Writes must be completed by raising CE# high immediately afterwards in order to terminate the active command and set the device into standby. Not doing so will block internal refresh operations and cause memory failure.








For a memory controller to correctly latch the last piece of data prior to read termination, it is recommended to provide a longer CE# hold time (<sup>t</sup>CHD > <sup>t</sup>ACLK+<sup>t</sup>CLK) for a sufficient data window




#### 9. Halfsleep<sup>™</sup> Mode Operation


Halfsleep<sup>™</sup> mode is a feature which puts the device in an ultra-low power state, while the stored data is retained. Halfsleep<sup>™</sup> mode entry can be entered by issuing a command 'hC0 in SPI modes. CE# going high initiates the Halfsleep<sup>™</sup> mode and must be maintained for the minimum duration of <sup>t</sup>HS. The Halfsleep<sup>™</sup> Entry command sequences are shown below.







Halfsleep<sup>™</sup> Exit is initiated by a low pulsed CE#. Afterwards, CE# can be held high with or without clock toggling until the first operation begins (observing minimum tXHS).



#### **10. SPI Mode Operations**

The device powers up into SPI mode by default but can also be switched into QPI mode.

#### **10.1 Access Using CRE**


For all reads, data will be available <sup>t</sup>ACLK after the falling edge of CLK.


SPI Reads can be done in three ways:

- 1. 'h03: Serial CMD, Serial Addr/IO, slow frequency.
- 2. 'hOB: Serial CMD, Serial Addr/IO, fast frequency.
- 3. 'hEB: Serial CMD, Quad Addr/IO, fast frequency.


















Cascadeteq Inc

#### **10.2 SPI Write Operations**

Figure 10 SPI Write 'h02






Don't Care Undefined



#### **10.3 SPI Quad Mode Enable Operation**

Figure 12 Quad Mode Enable 'h35 (available only in SPI mode)



#### 11. Read ID

Read ID command provides information of vendor ID, device density, and manufacturing ID. Note that Read ID command can be used ONLY as Power up initialization after the device Reset tRST  $\geq$  50ns right after Global Reset command.








#### 11.1 SPI Read ID Operations

This command is similar to Fast Read, but without the wait cycles and the device outputs EID value instead of data.




### 12. QPI Mode Operations

#### **12.1 QPI Mode Operations**


For all reads, data will be available <sup>t</sup>ACLK after the falling edge of CLK.

QPI Reads can be done in one of two ways:

- 1. 'h0B: Quad CMD, Quad Addr/IO, slow frequency
- 2. 'hEB: Quad CMD, Quad Addr/IO, fast frequency








#### 12.2 QPI Write Operations


QPI write command can be input as 'h02 or 'h38.



#### 12.3 QPI Quad Mode Exit Operation

This command will switch the device back into serial IO mode.


#### Figure 18 Quad Mode Exit 'hF5 (only available in QPI mode)





#### **13. Reset Operation**


The Reset operation is used as a system (software) reset that puts the device in SPI standby mode which is also the default mode after power-up. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).




Reset command has to immediately follow the Reset-Enable command in order for the reset operation to take effect. Any command other than the Reset command after the Reset-Enable command will cause the device to exit Reset-Enable state and abandon reset operation.



### 14. Input/Output Timing





# 15. Electrical Specifications

#### **15.1 Absolute Maximum Ratings**

Table 3Absolute Maximum Ratings

| Parameter  | Symbol           | Rating                       | Unit | Notes |
|--|------------------|------------------------------|------|-------|
| Voltage to any ball except $V_{\text{DD}}$ relative to | VT               | -0.4 to V <sub>DD</sub> +0.4 | V    |       |
| Voltage on $V_{DD}$ supply relative to $V_{SS}$        | V <sub>DD</sub>  | -0.4 to +2.45                | V    |       |
| Storage Temperature                                    | Т <sub>STG</sub> | -55 to +150                  | °C   | 1     |

Notes: Storage temperature refers to the case surface temperature on the center/top side of the PSRAM. Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability



#### **15.2** Pin Capacitance

| Table 4 | Pin Capacitance |
|---------|-----------------|
|---------|-----------------|

| Parameter              | Symbol | Min | Max | Unit | Notes   |
|------------------------|--------|-----|-----|------|---------|
| Input Pin Capacitance  | CIN    |     | 6   | pF   | VIN=0V  |
| Output Pin Capacitance | COUT   |     | 8   | pF   | VOUT=0V |

Note: spec'd at 25°C.


#### Table 5 Load Capacitance

| Parameter        | Symbol | Min | Max | Unit | Notes |
|------------------|--------|-----|-----|------|-------|
| Load Capacitance | C∟     |     | 15  | pF   |       |

Note: System  $C_L$  for the use of package

#### **15.3 Decoupling Capacitor Requirement**

System designers need to take care of power integrity considering voltage regulator response and the memory peak currents/usage modes.



#### 15.3.1 Low ESR cap C1:

It is recommended to place a low ESR decoupling capacitor of  $<=1\mu$ F close to the device to absorb transient peaks.

#### 15.3.2 Large cap C2:

During Half-sleep modes even though half-sleep average currents are very small (less than 100 $\mu$ A), device will internally have low duty cycle burst refresh for an extended period of time of a few tens of microseconds. These refresh current peaks are large. During this period if the system regulator cannot supply large peaks for several microseconds, it is important to place a 4.7 $\mu$ F-10 $\mu$ F cap to take care of burst refresh currents and replenish the charge before next burst of refreshes.



#### **15.4 Operating Conditions**

| Table 6 | <b>Operating Characteristics</b> |
|---------|----------------------------------|
|---------|----------------------------------|

| Parameter             | Min       | Max | Unit | Notes              |
|-----------------------|-----------|-----|------|--------------------|
| Operating Temperature | -40       | 105 | °C   |                    |
| Operating Temperature | -40(-25*) | 85  | °C   | *varies by package |

#### **15.5 DC Characteristics**

#### Table 7DC Characteristics

| Symbol             | Parameter                                     | Min                  | Max                  | Unit | Notes |
|--------------------|---|----------------------|----------------------|------|-------|
| V <sub>DD</sub>    | Supply Voltage                                | 1.62                 | 1.98                 | V    |       |
| VIH                | Input high voltage                            | V <sub>DD</sub> -0.4 | V <sub>DD</sub> +0.2 | V    |       |
| VIL                | Input low voltage                             | -0.2                 | 0.4                  | V    |       |
| V <sub>OH</sub>    | Output high voltage (I <sub>OH</sub> =-0.2mA) | 0.8 V <sub>DD</sub>  |                      | V    |       |
| Vol                | Output low voltage (I <sub>OL</sub> =+0.2mA)  |                      | 0.2 V <sub>DD</sub>  | V    |       |
| ILI                | Input leakage current                         |                      | 1                    | μΑ   |       |
| ILO                | Output leakage current                        |                      | 1                    | μΑ   |       |
| I <sub>CC</sub>    | Read/Write                                    |                      | 7                    | mA   | 1,2   |
| ISB <sub>EXT</sub> | Standby current (105C)                        |                      | 300                  | μΑ   | 3     |
| ISB <sub>STD</sub> | Standby current (85C)                         |                      | 200                  | μΑ   | 3     |

Note : 1. Output load current not included.

2. 50% bus toggling rate

3. Standby current is measured when CLK is in DC low state.

- 4. Typical ISB<sub>STDROOM</sub> is 66uA.
- 5. Typical ISB<sub>STD\_HS</sub> is 20uA.



#### **15.6 AC Characteristics**

#### Table 8Read/Write Timing

| Table 8 Read/Write Timing        |  |      |      |                       |                       |
|----------------------------------|--|------|------|-----------------------|-----------------------|
| Symbol                           | Parameter  | Min  | Max  | Unit                  | Notes                 |
|                                  | CLK period - SPI Read ('h03)   | 30.3 |      |                       | 33MHz                 |
|                                  | CLK period - QPI Read ('h0B)   | 15.1 |      |                       | 66MHz                 |
| <sup>t</sup> CLK                 | CLK period - all other operations  | 7    |      | ns                    | 84MHz <sup>*1,2</sup> |
| <sup>t</sup> CH/ <sup>t</sup> CL | Clock high/low width   | 0.45 | 0.55 | <sup>t</sup> CLK(min) |                       |
| <sup>t</sup> KHKL                | CLK rise or fall time  |      | 1.5  | ns                    | 3                     |
| <sup>t</sup> CPH                 | CE# HIGH between subsequent burst operations                                   |      |      | ns                    |                       |
| <sup>t</sup> CEM                 | ·  |      | 3    | μs                    | Extended              |
| toop                             |  |      | 8    |                       | Standard              |
| <sup>t</sup> CSP                 | CE# setup time to CLK rising edge PKG  | 2.5  |      | ns                    |                       |
| <sup>t</sup> CHD                 | CE# hold time from CLK rising edge   | 3.0  |      | ns                    | 2                     |
| <sup>t</sup> CHD_HS              | CE# hold time from CLK rising edge for<br>Halfsleep <sup>™</sup> Entry command | 6    |      | ns                    |                       |
| <sup>t</sup> SP                  | Setup time to active CLK edge  | 2    |      | ns                    |                       |
| <sup>t</sup> HD                  | Hold time from active CLK edge   | 2    |      | ns                    |                       |
| <sup>t</sup> HZ                  | Chip disable to DQ output high-Z   |      | 5.5  | ns                    |                       |
| <sup>t</sup> ACLK                | CLK to output delay  | 2    | 5.5  | ns                    |                       |
| <sup>t</sup> KOH                 | Data hold time from clock falling edge   | 1.5  |      | ns                    |                       |
| <sup>t</sup> HS                  | Minimum Half Sleep duration  | 150  |      | us                    |                       |
| <sup>t</sup> XHS                 | Halfsleep <sup>™</sup> Exit CE# low to CLK setup                               | 150  |      | us                    |                       |
|                                  |  | 60   |      | ns                    |                       |
| <sup>t</sup> XPHS                | Halfsleep <sup>™</sup> Exit CE# low pulse width                                |      | tCEM | us                    | Standard              |
|                                  |  |      |      | us                    | Extended              |
| <sup>t</sup> RST                 | Time between end of RST CMD to next  | 50   |      | ns                    |                       |

Note: 1. Frequency limits are therefore: 84MHz max when burst commands cross page boundary

2. System max  $C_L$  15pF for the use of package.

3. Measured from 20% to 80% of VDD



# Cascadeteq Inc

### 17. Revision History

| Vision | Who          | Date        | Description             |
|--------|--------------|-------------|-------------------------|
| 1      | William CHEN | Nov 30 2022 | Initial branded release |