



LVM RAL PREDICTOR

Version 1.03 (July 2025)





Overview

Overview

About LVM RAL Predictor

Before AND After of RAL Predictor

Benefits from the Log

Steps to Integrate LVM RAL Predictor

Example LVM RAL Predictor INSTALLATION

Terms and Conditions

About LVM Verification Enterprise





About LVM RAL Predictor

WHAT IS RAL PREDICTOR FROM LVM

- Enhanced version of UVM RAL predictor
- Coded to be robust, and loaded with easy debug-ability and user-friendly features
- It is free!

OBJECTIVES OF LVM RAL PREDICTOR

- To help user see the effect of bus transaction towards RAL in best detail
- To help user to migrate from hard-coded RAL programming to UVM register model write and read style
- To ease the firmware coding with info like address and data





Before AND After of RAL Predictor

BEFORE UVM RAL Predictor original print

Read

```
[LVM_PRED_RD] Observed READ transaction to register urm.control_0_00: value='h5cd4b34b
```

Write

```
[LVM_PRED_WR] Observed WRITE transaction to register urm.control_8: value='h2c252101 : updated value = 'h2c252101
```





Before AND After of RAL Predictor

AFTER LVM RAL Predictor

Write

```
[LVM_PRED_WR] Observed WRITE transaction to register urm.control_0_18 : before='hd641b62d' incoming='h9ff8' (byte_en='h3) updated_value='hd6419ff8 1
```

```
[LVM_PRED_WR] urm.control_0_18.B1 .set( 8'h9f      ); // before= 8'hb6
```

```
[LVM_PRED_WR] urm.control_0_18.B0 .set( 8'hf8      ); // before= 8'h2d 2
```

```
[LVM_PRED_WR] urm.control_0_18.update(status);
```

```
[LVM_PRED_WR] FIRMWARE_WRITE(0x10000018, 0xd6419ff8);
```

3	ADDR	VECTOR	FIELD_PATH	ACCESS	RESET	4	5	6
	32'h10000018	[31:24]	urm.control_0_18.B3	RW	8'h0	8'hd6	8'hd6	0
	32'h10000018	[23:16]	urm.control_0_18.B2	RW	8'h0	8'h41	8'h41	0
	32'h10000018	[15: 8]	urm.control_0_18.B1	RW	8'h0	8'hb6	8'h9f	0 <-----
	32'h10000018	[7: 0]	urm.control_0_18.B0	RW	8'h0	8'h2d	8'hf8	0 <-----

1 Final updated value

2 Ready to use code for register model access

3 Address for the register

4 Original value before the transaction

5 New Mirrored Value after the transaction

6 Arrow to highlight fields that get changed in this transaction





Benefits from the Log

1. Quick grep of field writing history

This grep cmd can quickly let you know the last written field value over time

```
grep urm.control_4.B3_2 <your log file> | grep '<-----'
```

UVM_INFO @ 3070.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h0	16'hd2d0	0	<-----
UVM_INFO @ 31690.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'hd2d0	16'h5555	0	<-----
UVM_INFO @ 32330.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h5555	16'h1111	0	<-----
UVM_INFO @ 33710.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h1111	16'h5555	0	<-----
UVM_INFO @ 37290.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h5555	16'h8888	0	<-----
UVM_INFO @ 109590.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h8888	16'h4444	0	<-----
UVM_INFO @ 109950.000 ns: uvm_test_top.m_ahb_env.prd	[LVM_PRED_WR]	32'h1000005c	[31:16]	urm.control_4.B3_2	RW	16'h0	16'h4444	16'h6666	0	<-----





Benefits from the Log

2. Upgrade your code to register model style:

By referring to each PREDICTOR activity, the code [here](#) can be directly used:

```
[LVM_PRED_WR]
[LVM_PRED_WR] Observed WRITE transaction to register urm.control_0_00 : before='h136111ad' incoming='h37' (byte_en='h1') updated_value='h13611137'
[LVM_PRED_WR]
[LVM_PRED_WR]     urm.control_0_00.B0 .set( 8'h37 ); // before= 8'had
[LVM_PRED_WR]     urm.control_0_00.update(status);
[LVM_PRED_WR]

[LVM_PRED_RD]
[LVM_PRED_RD] Observed READ transaction to register urm.control_0_00 : before='h13611137' updated_value='h13611137'
[LVM_PRED_RD]
[LVM_PRED_RD]     urm.control_0_00.read (status, reg_data);
```





Benefits from the Log

3. Look out for code that is applicable for C for firmware:

By referring to each "FIRMWARE_READ" or "FIRMWARE_WRITE" code can be modified and used:

```
[LVM_PRED_RD]    FIRMWARE_READ(0x8000001c);  
[LVM_PRED_RD]    FIRMWARE_READ(0x8000001c);  
[LVM_PRED_RD]    FIRMWARE_READ(0x8000001c);  
[LVM_PRED_RD]    FIRMWARE_READ(0x8000001c);  
[LVM_PRED_WR]    FIRMWARE_WRITE(0x8000002c, 0xfd61cc47);  
[LVM_PRED_WR]    FIRMWARE_WRITE(0x8000002c, 0xfd61cc47);  
[LVM_PRED_WR]    FIRMWARE_WRITE(0x8000002c, 0xfd61cc47);
```





Steps to Integrate LVM RAL Predictor

Scenario 1: If you are already using LVM VIPs, no action is needed.

Scenario 2: Else if you already instantiating the `uvm_reg_predictor` in your UVC

Step 1: Look for class that instantiate the `uvm_reg_predictor`, change it to `lvm_prd`

```
typedef uvm_reg_predictor#(<your seq item class>)    <Your PRD type name>; // before
typedef lvm_prd                                     #(<your seq item class>)    <Your PRD type name>; // after
```

Step 2: Look for package that include the class at step above and add `lvm_prd.svp` into your uvc package in the step above, for example:

```
package <your package>;
...
`include "lvm_prd.svp"
`include "<your class that instantiate uvm_reg_predictor>"
...
endpackage
```





Steps to Integrate LVM RAL Predictor

Scenario 3: Else if you have register model in your TB, have ral adaptor but not using predictor yet

Step 1: Look for package that include the class at step before.

Step 2: Add lvm_prd.svp into your uvc package in the step above, for example:

```
package <your package>;  
...  
  `include "lvm_prd.svp"  
  `include "<your class that instantiate uvm_reg_adaptor>"  
  ...  
endpackage
```





Steps to Integrate LVM RAL Predictor

Scenario 3: Else if you have register model in your TB, have ral adaptor but not using predictor yet

Step 3: Look for a class that suitable to instantiate the predictor lvm_prd, add the following codes at respective UVM phases

Pls use the seq item type matching your monitor

```
typedef lvm_prd#(<your seq item class>)    <Your PRD type name>;  
<Your PRD type name>                      prd;          // UVC reg predictor
```

```
virtual function void build_phase(uvm_phase phase);  
    super.build_phase(phase);  
    prd = <Your PRD type name>::type_id::create("prd", this);  
    ...  
endfunction
```

```
virtual function void connect_phase(uvm_phase phase);  
    super.connect_phase(phase);  
    prd.adapter = <your ral adaptor>;  
    prd.map      = <your ral>.default_map;  
    <your UVC monitor port>.connect(prd.bus_in);  
    ...  
endfunction
```

Monitor with seq item type matching your lvm_prd's seq item type





LVM RAL Predictor Verbosity Control

User may configure the verbosity of the print out, where

Controlled by
'LVM_PRD_SUMMARY_VERBOSITY

```
[LVM_PRED_RD] Observed READ transaction to register urm.control_0_00 : before='hdc6d0012  updated_value='h87fe7761
[LVM_PRED_RD]
[LVM_PRED_RD]   urm.control_0_00.read  (status, reg_data);
[LVM_PRED_RD]
[LVM_PRED_RD]   FIRMWARE_READ(0x8000006c);
[LVM_PRED_RD]
[LVM_PRED_RD]   ADDR          VECTOR    FIELD_PATH          ACCESS  RESET        BEFORE        MIRRORED      VOLATILE
[LVM_PRED_RD]   32'h10000000  [31:24]  urm.control_0_00.B3  RW      8'h0          8'hdc         8'h87         0  <-----
[LVM_PRED_RD]   32'h10000000  [23:16]  urm.control_0_00.B2  RW      8'h0          8'h6d         8'hfe         0  <-----
[LVM_PRED_RD]   32'h10000000  [15: 8]  urm.control_0_00.B1  RW      8'h0          8'h0          8'h77         0  <-----
[LVM_PRED_RD]   32'h10000000  [ 7: 0]  urm.control_0_00.B0  RW      8'h0          8'h12         8'h61         0  <-----
[LVM_PRED_RD]
```

Controlled by
'LVM_PRD_DETAIL_VERBOSITY

```
+define+LVM_PRD_SUMMARY_VERBOSITY=UVM_HIGH
+define+LVM_PRD_DETAIL_VERBOSITY=UVM_HIGH
```





LVM RAL Predictor Verbosity Control

Meanwhile, the RAL code and FIRMWARE code can be turned OFF totally as well

Can be turned OFF by +define+LVM_PRD_RAL_CODE=0

[LVM_PRED_RD] Observed READ transaction to register urm.control_0 before='hdc6d0012' updated_value='h87fe7761'

[LVM_PRED_RD]

urm.control_0_00.read (status, reg_data);

[LVM_PRED_RD]

FIRMWARE_READ(0x8000006c);

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]

[LVM_PRED_RD]


Can be turned OFF by +define+LVM_PRD_FIRMWARE=0

ADDR	VECTOR	FIELD_PATH	ACCESS	RESET	BEFORE	MIRRORED	VOLATILE
32'h10000000	[31:24]	urm.control_0_00.B3	RW	8'h0	8'hdc	8'h87	0 <-----
32'h10000000	[23:16]	urm.control_0_00.B2	RW	8'h0	8'h6d	8'hfe	0 <-----
32'h10000000	[15: 8]	urm.control_0_00.B1	RW	8'h0	8'h0	8'h77	0 <-----
32'h10000000	[7: 0]	urm.control_0_00.B0	RW	8'h0	8'h12	8'h61	0 <-----





Example LVM RAL Predictor INSTALLATION





Terms and Conditions

IMPORTANT NOTICE

LVM reserves the right to make changes without further notice to any product or specifications herein.

LVM does not assume any responsibility for use of any its products for any particular purpose, nor does LVM assume any liability arising out of the application or use of any its products.





About LVM VIP

1. At LVM, our mission is to enhance the performance and efficiency of design verification work in the industry by providing ultra-high-quality, low-cost VIPs. We offer a range of AMBA VIPs and serial VIPs, including:

AXI4 / AXI4-LITE, AHB, APB, TCM, USART, JTAG, AXI Stream

2. To learn more about our services, please contact us at

developer@lvmvip.com.

3. You can also visit our LinkedIn page at

<https://www.linkedin.com/in/lvm-vip-3444b21b5/>

