



INTRODUCTION


- This is an TCM UVC with full UVM compatibility.
- It has been coded to be robust, reusable, measurable, systematic and efficient, with easy debug-ability and user-friendly features.
- Objectives:
 - To help create various TCM stimulus with ease (minimal codes).
 - To provide users with high quality industry standard protocol checkers.
 - To create an ideal platform for novice UVM users.
 - To provide a low cost solution for TCM verification in the industry.


THE LVM TCM



EXAMPLE LVM TCM INSTALLATION









WHY CHOOSING LVM VIP?

User friendly

Minimum lines of code to send packet.

Friendly for new UVM engineers.

API based UVC.

Reusable

Codes on Ivm VIP is highly reusable.

Ease of Integration

Minimum steps to integrate.

Robust

Highly configurable.

Parameterized signal width per instance.

High debug-ability

Useful tracker log, interface signals.

Strengths

Light weight

CPU efficient UVC.

Ready testsuite

Provided multiple useful tests to verify TCM slaves

Strong & Strict Checker

Industry standard checker embedded. Support X injection at Read and Write DATA for inactive lanes. Embedded memory checker

Reset aware

Support reset events.


USER FRIENDLY

Integration and Configuration



INTEGRATION & CONFIGURATION

- Very easy to integrate, simpler than other vendor
 - All steps are demonstrate in the self test testbench.
- Can configure different protocol per instance
- Can configure different signal width per instance
- Easily can on-off components on the fly.
- Just need to instantiate the UVC, no need to do anything on cfg class, sequence etc



DRIVING PART



EASE OF DRIVING STIMULUS

- All fully pipelined.
- API based.
- Various API to control stimulus style
 - Fully pipelined TCM traffic
 - Wait and driving capabilities.
- Most API can be done in 1 line of code.
- Full examples at self-test uvm tests.

REUSABLE CODE

• As stimulus mostly done using UVC's API, the code is very reuse friendly, where just the UVC handle is needed.

```
m_ahb_env.s_write ( .HADDR(32'h2000_0000), .hwdata(32'h11111111) , .hresp(hresp), .hexokay(hexokay));
m_ahb_env.s_read ( .HADDR(32'h2000_0000), .hrdata(hrdata), .hresp(hresp), .hexokay(hexokay));

`uvm_info(msg_tag, $sformatf("hrdata='h%0h hresp='h%0h, hexokay='h%0h", hrdata, hresp, hexokay),UVM_DEBUG)
```

MONITORING PART



SIMPLE SEQ ITEM RETRIEVAL

- Full code for seq item retrieval for all info needed is already part of example user scoreboard
- Already can be used for various high level scoreboard.

```
`uvm info(msg tag, $sformatf("Captured %0s transaction", captured item.HWRITE?"WRITE":"READ"), UVM MEDIUM)
`uvm info(msg tag, $sformatf("HBURST='h%0h HMASTLOCK='h%0h HPROT='h%0h HSIZE='h%0h HNONSEC='h%0h HEXCL='h%0h HMASTER='h%0h HAUSER='h%0h HWUSER='h%0h HRUSER='h%0h",
   captured item.HBURST,
   captured item. HMASTLOCK,
   captured item. HPROT,
   captured item. HSIZE,
   captured item.HNONSEC,
                                     // Per beat
   captured item.HEXCL,
                                     foreach (captured item.haddr[i]) begin
   captured item.HMASTER
                                          if(captured item.HWRITE == LVM AHB WRITE) begin
   captured item. HAUSER,
   captured item. HWUSER
                                               uvm info(msg tag, $sformatf("[Beat %-4d] HTRANS='h%0h HADDR='h%0h HWDATA='h%0h EFF='h%0h HRESP='h%0h",
   captured item.HRUSER
, UVM MEDIUM)
                                                  captured item.htrans[i],
                                                  captured item.haddr [i],
                                                  captured item.HWDATA[i],
                                                  captured item.effective hwdata[i],
                                                  captured item. HRESP [i]
                                              ), UVM MEDIUM)
                                              // the impact of the write for this beat
                                              // it is printed for every 1 addr
                                               `uvm info(msg tag, $sformatf("IMPACT"), UVM MEDIUM)
                                              foreach (captured item.mem impact[i].addr[j])
                                                   `uvm info(msg tag, $sformatf("
                                                                                     %h <- %2h", captured item.mem impact[i].addr[j], captured item.mem impact[i].data[j]), UVM MEDIUM)</pre>
```

CHECKING PART



EMBEDDED ARM PROTOCOL CHECKER

- Already integrated SVA from ARM for TCM protocol checker.
- Enhanced to become UVM_ERROR when assertions fail.

ARM TCM protocol checker embedded (uvm)

LVM TCM


EMBEDDED MEMORY CHECKING

• Built in memory verification scoreboard, where

• all writes within memory range (configurable) will be keep tracked as new data (fulfil the conditions)


• All reads within memory range (configurable) will check data matching expectation (per last

written data)




OUT OF BOUND ADDRESS CHECKING

- Built in out of bound address verification scoreboard, where
 - all writes outside valid address range will get HRESP = ERR (default value, user configurable)
 - All reads outside valid address range will get HRESP = ERR (default value, user configurable)



AUTO ENSURE SLAVE COMPLETES ALL REQUESTS

• At the end of test, UVC will ensure slave does not missed out any read / write.



DEBUG PART



ENUM & DEBUG SIGNALS

• Signals are designed in enum, to ease user to read the waveform



COMPREHENSIVE TRACKER

- Full info for each packet in the TCM bus can be observed via tracker.
- Make the debug handy

```
[Packet 130: READ 2 ]
                            2890.000 ns
       CMD= LVM AHB READ HBURST=LVM AHB INCR
                             HTRANS
                                             HADDR
                                                           EFFECTIVE
                                                                         HRDATA
                                                                                        HRESP
                                                                                                              SOURCE
                     31: 0] LVM AHB NONSEQ
                                             32'h10000010 32'habe064dd 32'habe064dd
       [Beat 0
                                                                                       LVM AHB OK
                                                                                                              10000013->ab 10000012->e0 10000011->64 10000010->dd
       [Beat 1
                    31: 0] LVM AHB SEQ
                                             32'h10000014 32'h25e5cb20 32'h25e5cb20
                                                                                       LVM AHB OK
                                                                                                              10000017->25 10000016->e5 10000015->cb 10000014->20
                                                                                       LVM AHB OK
       [Beat 2
                     31: 0] LVM AHB SEQ
                                             32'h10000018 32'hbff73a51 32'hbff73a51
                                                                                                              1000001b->bf 1000001a->f7 10000019->3a 10000018->51
           HPROT[3]=0
                                 HPROT[2]=1
                                                             HPROT[1]=1
                                                                                    HPROT[0]=1
                                                                                    LVM_AHB_DATA_ACCESS
           LVM AHB UNMODIFIABLE LVM AHB BUFFERABLE
[Packet 164: WRITE 136]
                                                 HMASTLOCK=LVM AHB M UNLOCK HPROT=7'h00 HSIZE=LVM_AHB_2B
       CMD=LVM AHB WRITE HBURST=LVM AHB INCR
                                              HADDR
                                                                                        HRESP
                                                                                                               IMPACT
                             HTRANS
                                                           EFFECTIVE
                                                                         HWDATA
       [Beat 0
                    15: 0] LVM AHB NONSEQ
                                             32'h10000040 16'hed73
                                                                         32'hxxxxed73
                                                                                       LVM AHB OK
                                                                                                               10000041<-ed 10000040<-73
       [Beat 1
                     31:16] LVM AHB SEQ
                                                                                       LVM AHB OK
                                              32'h10000042 16'h6c6a
                                                                         32'h6c6axxxx
                                                                                                               10000043<-6c 10000042<-6a
       [Beat 2
                     15: 0] LVM AHB SEQ
                                              32'h10000044 16'haeef
                                                                         32'hxxxxaeef
                                                                                       LVM AHB OK
                                                                                                               10000045<-ae 10000044<-ef
       [Beat 3
                     31:16] LVM AHB SEQ
                                              32'h10000046 16'h1bd
                                                                         32'h01bdxxxx
                                                                                        LVM AHB OK
                                                                                                               10000047<-01 10000046<-bd
           HPROT[3]=0
                                  HPROT[2]=0
                                                                                     HPROT[0]=0
           LVM AHB UNMODIFIABLE LVM AHB NON BUFFERABLE
```

END OF TEST MEMORY PRINTER END OF TEST SCOREBOARD PRINTER

• It prints total read and total write, ensure test is not empty.

AHB Scoreboard Report		
Total Reads Total Writes Total Checked	:	129 129 129

TESTSUITE



THE BENEFITS FROM TESTSUITE


- Can verify various aspects, for example:
 - Verify the data integrity, with full blast of randomized TCM packets
 - Verify the response of every packet to meet expected value.

PARTIAL REGISTER ACCESS VERIFICATION



PARTIAL REGISTER ACCESS VERIFICATION

- Can verify register partial access
 - Full access is fully verified at uvm's bit bashing sequence
- LVM adds the coverage for partial accesses



STRENGTH SUMMARY

- Robust
 - Easy-to-control packet sending style: pipelined or gated styles.
 - Fully parameterized UVC
 - All the signal's width can be easily parameterized.
 - Supports multiple instances with different parameters.
- User friendly
 - Easy to use as driving, waiting and configuring are API-based.
 - User need not deal with sequence for most of the time (user friendly for engineers new to UVM).
 - Does not require in-depth UVM knowledge to use this UVC.
 - Ease of configuration
 - Component(s) can be turned off.
 - Component(s) can be silenced.
 - UVC can be configured via API.
 - Examples of tests, scoreboard and sequence given as a handy reference for the users.
 - Easy to configure the UVC in passive mode.

STRENGTH SUMMARY

- Reusable
 - Proven to be easily instantiable at module level testbench or SOC level testbench.
 - Easy to reuse code that deals with the UVC.
- Ease of integration
 - Minimum steps needed from integration to sending the first TCM packet.
- High debug-ability
 - Tracker file: TCM transactions can be traced in the log file.
 - Interface provides some debug signals.
- Strong checkers
 - Equipped with industry standard protocol checks on the TCM bus.
 - Equipped with memory verification scoreboard (background check read and write within address ranges)
- Reset aware feature
 - The reset-aware UVC flushes the pending transactions if HRESETn goes active.
- Light weight
 - Efficient use of variables for least memory space consumption over the simulation time.
- Setup and hold ready
 - It can be configured to inject X outside setup and hold window.



ENUM TYPE READY TO BE USED

```
// ON OFF
  typedef enum bit {
                         = 1'b1, // ON
      LVM ON
                      = 1'b0 // OFF
      LVM OFF
  } LVM ON OFF em;
  // TRUE FALSE
  typedef enum bit {
      LVM TRUE
                         = 1'b1,
      LVM FALSE
                         = 1'b0
  } LVM TRUE FALSE em;
  // RESET
  typedef enum bit {
      LVM RESET
                         = 1'b0,
      LVM OUT OF RESET
                         = 1'b1
  } LVM RESET em;
```

ENUM TYPE READY TO BE USED

```
typedef enum logic [2:0] {
       LVM_TCM_1B
                                            = 0,
       LVM TCM 2B
                                            = 1,
                                            = 2,
       LVM TCM 4B
       LVM TCM 8B
                                            = 3,
       LVM TCM 16B
                                            =4,
       LVM TCM 32B
                                            = 5,
       LVM TCM 64B
                                            = 6,
       LVM TCM 128B
                                            = 7
} lvm ahb hsize em;
typedef enum logic {
       LVM_TCM_READ
                                            = 0,
       LVM TCM WRITE
                                            = 1
} lvm_ahb_op_em;
```

```
typedef enum bit {
       LVM TCM OK
                                             = 0,
       LVM_TCM_HRESP_ERR
                                             = 1
} lvm ahb hresp em;
typedef enum logic [2:0] {
        LVM_TCM_SINGLE
                                             = 0,
        LVM TCM INCR
                                             = 1,
        LVM TCM WRAP4
                                             = 2,
        LVM TCM INCR4
                                             = 3,
        LVM_TCM_WRAP8
                                             =4,
        LVM TCM INCR8
                                             = 5,
        LVM TCM WRAP16
                                             = 6,
        LVM TCM INCR16
                                             = 7
} lvm ahb hburst em;
```

UVC HIERARCHY PATHS

- If user instantiates the LVM TCM UVC under test, the following paths will be valid:
 - uvm_test_top.m_ahb_env
 - uvm_test_top.m_ahb_env.agt
 - uvm_test_top.m_ahb_env.agt.sqr
 - uvm_test_top.m_ahb_env.agt.drv
 - uvm_test_top.m_ahb_env.agt.mon
 - uvm_test_top.m_ahb_env.cfg

TCM UVC COMPONENTS

- Driver (drv)
 - Configurable sending style that can be changed on-the-fly:
 - Ungated / Pipelined packets: Everything send in back-to-back.
 - Gated packets: Wait for response, then proceed to send.
- Monitor (mon)
 - Captures all TCM transactions and provides seq item port for user.
 - Prints out tracker log file.
- Configuration (cfg)
 - Contains all the configurable parameters and some APIs.
- Environment (env)
 - Provider of all the user's API.

TCM UVC COMPONENTS

- Protocol Checkers (sva)
 - Complete checker for protocol compliancy.
 - SVA that flags error using "uvm_error".
 - Provides SVA coverage for user analysis.

CONFIGURABLE UVC

- LVM TCM UVC is designed to be fully configurable to meet the user's needs.
- All the configuration variables are located inside the config class.
- Most of the variables can be controlled by using API inside the env.
- Besides, this UVC is fully configurable using parameters for signal width.
 - For details, please refer to "Step by Step Integration Guide".

LVM POWERED API

No	API name	Example
1	enter_reset	<pre><env>.enter_reset; // This makes the UVC to enter reset state (auto done when HRESETn fall)</env></pre>
2	exit_reset	<pre><env>.exit_reset; // This makes the UVC to exit reset state (auto done when HRESETn rise)</env></pre>
3	deactivate_UVC	<pre><env>.deactivate_UVC; // Driver, monitor etc. stop their operation (called by enter_reset)</env></pre>
4	activate_UVC	<pre><env>.activate_UVC; // Driver, monitor etc. back to being operational (called by exit_reset)</env></pre>
5	posedge_clk	<pre><env>.posedge_clk; // Wait for next posedge of UVC clock // Clock info is shown in log file [m_ahb_cfg] clock period = 20.000 ns</env></pre>
6	negedge_clk	<pre><env>.negedge_clk; // Wait for next negedge of UVC clock [m_ahb_cfg] window of 1 = 10.000 ns [m_ahb_cfg] window of 0 = 10.000 ns</env></pre>
7	recompute_clk_period	<pre><env>. recompute_clk_period; // Restart the UVC clock frequency calculation</env></pre> [m_ahb_cfg] duty cycle = 50.0%

LVM POWERED API

No	API name	Example
1	off_driver	<env>.off_driver; // Turn OFF driver</env>
2	on_driver	<pre><env>.on_driver; // Turn ON driver</env></pre>
3	off_monitor	<pre><env>.off_monitor; // Turn OFF monitor</env></pre>
4	on_monitor	<env>.on_monitor; // Turn ON monitor</env>
5	off_tracker	<env>.off_tracker; // Turn OFF tracker</env>
6	on_tracker	<env>.on_tracker; // Turn ON tracker</env>

PROTOCOL


• User can configure TCM5 properties for this UVC, using the following cmd:

```
ahb_env.cfg.TCM5_Extended_Memory_Types = LVM_TRUE;
ahb_env.cfg.TCM5_Secure_Transfers = LVM_TRUE;
ahb_env.cfg.TCM5_Exclusive_Transfers = LVM_TRUE;
ahb_env.cfg.TCM_User_Signals = LVM_TRUE;
```

Default it is full TCM5 protocol.

CLOCKING BLOCK CONFIGURATION

- This UVC implements the standard clocking blocks.
- When configuring output (VIP → DUT) to be 2.5ns, the impact is as follows:




• The cmd:

```
m_ahb_env.set_hold_time (2500 ,"ps");
```

CLOCKING BLOCK CONFIGURATION

• The default value chosen for input (DUT → VIP) is 1ns, the impact is as follows:



• This gap can be configured using the following cmd:


```
m_ahb_env.set_setup_time(1 ,"ns");
```

DRIVER WAIT STYLE


- The driver can be configured by user to wait for the slave response after it has sent a packet. For example,
 - After TCM read is sent, dry can be made to wait for all HRDATAs to come back with responses.
 - After TCM write are sent, drv can be made to wait for all responses to come back.

No	API name	Example
1	drv_wait_output(LVM_ON)	<pre><env>.drv_wait_output(LVM_ON); // Put driver to wait for response before sending next packet.</env></pre>
2	drv_wait_output(LVM_OFF)	<pre><env>.drv_wait_output(LVM_OFF); // Put driver to continuously send stimulus regardless of the response from</env></pre>

PIPELINED TRANSACTION DRV_WAIT_OUTPUT(LVM_OFF)



WAIT FOR RESPONSE TRANSACTION DRV_WAIT_OUTPUT(LVM_ON)



CARE_BOUNDARY

- This bit will define master UVC to follow the ADDR_TEST_RANGE (more details at "TCM testsuites" session), where the upper limit won't be crossed.
- Default is 1
- If user needs to send packet that cross the ADDR_TEST_RANGE upper limit, then can set this bit to O

```
m ahb env.cfg.care boundary = 1'b0; // default value is 1
```

CHANCE_OF_BUSY & MAX_BUSY

- chance_of_busy is percentage number that define the probability of master UVC to inject busy state during TCM packet sending.
- Default is O (will not inject busy)
- To enable the BUSY state

```
m_ahb_env.cfg.chance_of_busy = 10; // a value in percentage
```

- max_busy define maximum clock number of master to be busy.
- Only effective when chance_of_busy != 0
- Default is 5 (5 clks max for busy state, randomized from 1-5)

```
m_ahb_env.cfg.max_busy = 5;
```

CANCEL_ON_ERROR

- This bit controls master UVC to cancel a stimulus during when it sees HRESP==ERROR
- Default is 0 (will not cancel)
- To enable the cancel mode

```
m ahb env.cfg.cancel on error = 1'b1;
```

LVM TCM SLAVE CONFIGURATION

- In the self test testbench, LVM slave UVC is connected to LVM master UVC.
- It is configurable to perform different kind of responses to master.
- The note for each variables are documented inside sim/makefile under "Plusargs" keyword

HIGH DEBUG-ABILITY UVC

- To speed up the debug process, the UVC provides its user with high visibility of TCM bus traffic.
- The simulation with monitor = ON & tracker = ON will enable the tracker file dump
 - It is a file that contains all the TCM transactions printed systematically.
- It is very useful for the user:
 - A user who is new to this API can use this file to observe the effect of a testcode.
 - For example, the use of "grep" for the keyword "READ" lets the user know how many reads are being done.
 - During the debug process, it quickly pin-points the transaction that has problem, even before the user opens the waveform to check.
 - User can easily know what is the write data that has taken effect in each beat (auto-generated by UVC after considering HSIZE, HADDR etc.).
 - Same goes for the read data: the effective data makes it easy for the user to know the valid data value in each beat (auto-generated by UVC after considering HSIZE, HADDR etc.).

TRACKER LOG

Impact for this beat

- LVM TCM provides high debugability by preparing log file for all TCM packets that goes through the bus and are captured by the monitor.
 - This feature can be turned OFF: <env>.off_tracker.
- File name: <testname>/<testname>_<seed>.trk.log
- This path can be configured via <env>.cfg.LogFileName = <string>;

Effective

addresses

Packet serial number (++1for Read / Write)

Write serial number (++1 for write)

```
Timestamp
[Packet 159: WRITE 131]
                             4790.000 ns
        CMD=LVM AHB WRITE
                           HBURST=LVM AHB INCR
                                                    HMASTLOCK=LVM AHB M UNLOCK HPROT=7'h00 HSIZE=LVM AHB 2B
    Effective bits
                               HTRANS
                                                HADDR
                                                                            HWDATA
                                                                                           HRESP
                                                                                                                  IMPACT
                                                              EFFECTIVE
        [Beat 0
                              LVM AHB NONSEQ
                       31:161
                                                32'h10000016
                                                              16'h4fa6
                                                                            32'h4fa6xxxx
                                                                                           LVM AHB OK
                                                                                                                  10000017<-4f 10000016<-a6
                      15: 0] LVM AHB SEQ
                                                                            32'hxxxx0a01
                                                                                           LVM AHB OK
        [Beat 1
                                                32'h10000018
                                                              16'ha01
                                                                                                                  10000019<-0a 10000018<-01
                                                                        Effective data
Beat
count
            HPROT[3]=0
                                   HPROT[2]=0
                                                                HPROT[1]=0
                                                                                        HPROT[0]=0
                                   LVM AHB NON BUFFERABLE
                                                                                        LVM AHB INSTRUCTION
            LVM AHB UNMODIFIABLE
                                                                LVM AHB UNPRIVILEGED
```

TRACKER LOG

• For read packet:

Packet serial number (++1for Read / Write)

Read serial number (++1 for Read)

Details of Read Timestamp [Packet 156: READ 28] 4410.000 ns CMD= LVM AHB READ HBURST=LVM AHB SINGLE HMASTLOCK=LVM AHB M UNLOCK HPROT=7'h00 HSIZE=LVM AHB 4B Effective bits HTRANS HADDR EFFECTIVE HRDATA HRESP [Beat 0 31: 0] LVM AHB NONSEQ 32'h1000006c

32'h41df7028 32'h41df7028_ LVM AHB OK

Effective data **Beat** HPROT[3]=0 HPROT[2]=0 HPROT[0]=0 HPROT[1]=0LVM AHB INSTRUCTION LVM AHB UNMODIFIABLE LVM AHB UNPRIVILEGED LVM AHB NON BUFFERABLE count

Effective address


1000006f->41 1000006e->df 1000006d->70 1000006c->28

SOURCE

Source for this beat

TRACKER LOG

• For both read and write, the HPROT will be further presented in more readable form:




READ AND WRITE COUNTER

- There are 2 signals to help user easily point to some specific TCM transactions in the waveform:
 - read_counter: Counts all the read packets.
 - write_counter: Counts all the write packets.


WRITE COUNTER

[Packet 4 350.000 ns **EFFECTIVE** HWDATA/HRDATA HTRANS HADDR HEXOKAY IMPACT/SOURCE [Beat 0 31:16] LVM_AHB_NONSEQ 32'h20000006 16'h0 32'h00002222 LVM_AHB_HRESP_OK LVM AHB HEX ERR 20000007<-00 20000006<-00



READ COUNTER

[Packet 6 READ 3 1 470.000 ns HAUSER=32'hf371d044 HWUSER=32'hca6bbad3 HRUSER=32'h3156dab7 CMD= LVM AHB READ HBURST=LVM AHB SINGLE HMASTLOCK=LVM_AHB_M_UNLOCK HPROT=7'h22 HSIZE=LVM_AHB_2B HNONSEC=1'h0 **EFFECTIVE** HWDATA/HRDATA HTRANS HEXOKAY IMPACT/SOURCE [Beat 0 31:16] LVM_AHB_NONSEQ 32 h20000006 16'h6ee 32'h06eea4ed LVM AHB HEX ERR 20000007->06 20000006->ee




PORT WRITE EVENTS

• For the user to easily identify the timing when the packet is written into env's port, the interface has the following events:

No	Event name	Purpose
1	ev_read_port	Marks the time where TCM read packet is written into env's TLM port
2	ev_write_port	Marks the time where TCM write packet is written into env's TLM port


PORT WRITE EVENTS

Events for write packets



PORT WRITE EVENTS

Events for read packets



BACKGROUND TCM READ DATA CHECK

BACKGROUND TCM READ DATA CHECK

- For all the writes with address fall within user specific range, this UVC will capture the impact of the write data, considering all write packet parameters, like HADDR, HSIZE etc.
- For example, user set UVC to be as such:

```
m_ahb_env.cfg.got_mem = 1'b1; // this bit turn on the background data check mechanism
m_ahb_env.cfg.add_ADDR_RANGE(.start_addr(32'h1000_0000), .end_addr(32'h1000_1000));
// memory start & end addresses (support >1 entry)
```

- This means all the TCM write with address range falls between 32'h1000_0000 and 32'h1000 1000 will cause UVC to update embedded memory.
- The data will be the expected data when the read happens for the address within the range.
- UVC will check each data when user set got_mem == 1, and uvm_error will be flagged if data is mismatched.

BACKGROUND TCM READ DATA CHECK

• If user has initial value for the memory, then can update the UVC scoreboard (backdoor) first using the following API:

```
for(bit [31:0] addr=32'h1000_0000 ; addr<=32'h1000_0FFF ; addr+=4)

m_ahb_env.cfg.mem.store_4_data(addr,32'h0000_0000); // Addr and Data
```

- Then the write impact and read check will be working based on these initialized values.
- Note:
 - store_8_data (8 bytes), store_2_data (2 bytes) and store_1_data (1 byte) can be used as well

FRONTDOOR MEMORY INITIALIZATION

- To verify TCM memory, user commonly will initialize the memory with random value, via frontdoor write.
- The API below will initialize the memory within the range with TCM writes (multiple single beat TCM write)

m_ahb_env.frontdoor_init_mem;

END OF TEST MEMORY PRINTING

 At the end of test, the UVC can be programmed to print the full content of the memory when

```
m_ahb_env.cfg.got_mem = 1'b1;
```

It is based on the writes that happen throughout the test.

		RACKER	 -				-+				-+				-+.				
I	NO		f	е	d	С	b	а	9	8	7	6	5	4	Ī	3	2	1	0
 	1 2 3 4	00000000 00000010 01000000 01000010	9B D6	8C 45	80 19	06 8A	A8 43 	D5 DE	A6 DA	56 B1	49 E6 E1 46	87 60 1C 63	96 44 14 9E	6B 49 80 5B	1 1 1	72 1B 50 6E	8D 50 A9 4E	B6 47 6E BF	39 1E 69 37
+ 	5 6 7	02000000 02000010 03000000 03000010	01 83	53	BE	CD	A2 	В0	2A CB	80 2E	-	7E 06 AB 04	83 89 B7 45	4B B4 03 4C	 	58 4C F6 87	0B AF 7D B7	E9 28 9C E4	B4 82 0C 84

This feature can be turned OFF by

```
m_ahb_env.cfg.end_of_test_mem_print = 1'b0;
```

END OF TEST MEMORY PRINTING

• Based on user preference, the size per line can be configured:

```
m_ahb_env.cfg.mem_print_size = 128; // support 32,64,128
```

• Example below on left is 64b version, right is 32b version

MEM	ORY TRACKER									
+	+	+				-+				-+
Ι	NO ADDE	R 7	6	5	4	3	2	1	0	1
+	+	+				-+				-+
1	1 000000	000 49	87	96	6B	72	8D	В6	39	1
	2 000000	908 9B	8C	80	06	A8	D5	Α6	56	
1	3 000000	910 E6	60	44	49	1B	50	47	1E	1
Ι	4 010000	900 E1	1C	14	80	50	Α9	6E	69	1
+	+	+				-+				-+
1	5 010000	908 D6	45	19	8A	43	DE	DA	B1	1
1	6 010006	910 46	63	9E	5B	6E	4E	BF	37	1
1	7 020006	900 B6	7E	83	4B	58	0B	E9	B4	1
1	8 020006	908 01	53	BE	CD	A2	B0	2A	80	1
+	+	+				-+				-+
1	9 020000	910 29	06	89	В4	4C	AF	28	82	1
1	10 030000	900 E4	AB	В7	03	F6	7D	9C	OC.	1
1	11 030000	908 83	5D	C4	5C	9D	A8	СВ	2E	1
Ι	12 030000	910 9F	04	45	4C	87	В7	E4	84	1
+	+	+				-+				-+

MEMORY	′ T	RACKER	+				_ +
NC)	ADDR	3 	2	1	0	ļ
1 1	. i	00000000	l 72	8D	В6	39	i
i 2	١	00000004	49	87	96	6B	i
i a	i	80000008	A8	D5	Α6	56	i
j 4	ij	000000C	9B	8C	80	06	i
+	-+		+				-+
5	i	00000010	1B	50	47	1E	1
6	1	00000014	E6	60	44	49	1
7	' I	01000000	50	Α9	6E	69	-
8	1	01000004	E1	1C	14	80	-1
+	-+		+				-+
9)	01000008	43	DE	DA	B1	-
16)	0100000C	D6	45	19	8A	-
11	- 1	01000010	6E	4E	BF	37	1
12	1	01000014	46	63	9E	5B	1
+	-+		+				-+
13	;	02000000	58	0B	E9	B4	-
14	۱ ا	02000004	B6	7E	83	4B	-
15	i	02000008	A2	B0	2A	80	-
16	1	0200000C	01	53	BE	CD	-
+	-+		+				-+


BACKDOOR MEM DATA RETRIEVAL

• User can retrieve the current stored data from memory database using the following API as well.

```
bit [31:0] my_spy_data;
my_spy_data = m_ahb_env.cfg.mem.get_4_data(32'h1000) ; // data from 1003,1002,1001,1000 addresses
my_spy_data = m_ahb_env.cfg.mem.get_2_data(32'h1000) ; // data from 1001,1000 addresses
my_spy_data = m_ahb_env.cfg.mem.get_1_data(32'h1000) ; // data from 1000 addresses
```

BACKGROUND

- Setup time:
 - signals must be stable for tsetup before the rising clock edge sampling.
- Hold time:
 - signals must be stable for thold after the rising clock edge sampling.



Ref:

https://download.tek.com/document/55W_61095_O_Identifying_Setup-and-Hold_AN_03.pdf

X INJECTION

- LVM TCM UVC has been programmed to be able to verify the setup and hold violations using X injection.
- This is most straight forward method.

ver 🏧 HADDF

Windows outside setup and hold will be injected with X.

• If X propagates into the DUT, it implies that the DUT side does not meet the tsetup and thold

values.

clk	0 -> 1				
:0]	2000_0001 XXX	X_XX* 2000_0000	XXXX_XXXX	2000_0000	XXXX
:0]	0 XXX	X_ <i>y</i> 0	WWW_XXXX	0	XXXX
:0]	4	3	t hold	3	1
:0]	t se	tup			
:0]	0				
:0]	0	Х 0	Х	0	
:0]	0				
:0]	0				
:0]	d	XX d	XX	d	1
:0]	XXXX_XXXX			XXXX_X	XXX
:0]	0 -> 1				
:0]	0				
:0]	0 XXX	X_XX* 0	XXXX_XXXX	0	XXXX
:0]	1				
0]	0	Х 0	X	0	
:0]	3	Х 2	Х	2	
:0]	2e9f_8a17 XXX	X_XX* 891_a1cd	XXXX_XXXX	891_a1cd	ХХХХ
:0]	0				
:0]	0 XXX	X_XX* 0	XXXX_XXXX	0	XXXX

STEPS TO ENABLE X INJECTION

Configure the UVC for the setup and hold length:

```
m_ahb_env.cfg.setup_hold = LVM_X_INJECTION;
m_ahb_env.set_setup_time(3.5 ,"ns");// Recommended to move this to base test
```

• Make sure to wait long enough to allow the UVC to calculate the UVC clock period.

```
`define LVM_TCM_CLK_STABLE 3
```

- Note: this macro is located at src/lvm_ahb_defines.svp. It defines the total clocks the UVC has to wait for before calculating the clock period.
- This is to make the UVC flexible enough to accommodate those designs where the clock is unstable at the beginning.
- After that, just send packet like usual.

API PART 1: PACKET SENDING

- 1. read
- 2. write
- 3. s_read
- 4. s_write
- 5. write_16
- 6. read_16

- 7. write_8
- 8. read_8
- 9. idle

1. READ

- UVC sends an TCM read packet.
- When drv_wait_output == LVM_ON, the read data will be returned as arguments to the API, thus gating it until all the read data are received.
- When drv_wait_output == LVM_OFF, the read data returned is <u>not</u> captured as arguments. Read data is invalid.

1. READ

Arguments accepted:

HADDR

HBURST

HMASTLOCK

HPROT

HSIZE

- HNONSEC
- HEXCL
- HMASTER
- HWRITE
- HSEL
- HAUSER
- HWUSER
- HRUSER
- beats

Outputs:

HRDATA []

HRESP []

HEXOKAY[]

.HADDR (32'h1000_004C),
.HBURST (LVM_TCM_WRAP4),
.HSIZE (LVM_TCM_2B),
.HMASTLOCK (LVM_TCM_M_UNLOCK),

. HRDATA (HRDATA),
. HRESP (HRESP),
. HEXOKAY (HEXOKAY)

);

// the parameter not mentioned will be randomized
// For INCR, beats can be defined to tell how much to

// read, else it will be randomized

1. READ

 User can retrieve the data inside the testcase / sequence using the following return variables:

 Note: to have valid HRDATA[i], HRESP[i] etc, drv_wait_output must be LVM_ON.

2. WRITE

- UVC to send a write packet.
- When drv_wait_output == LVM_ON, write response will be returned as arguments to the API, thus gating it until all the write response are received.
- drv_wait_output == LVM_OFF, no wait on response thus it is <u>not</u> captured in the arguments.

2. WRITE

- Arguments accepted:
 - HADDR
 - HBURST
 - HMASTLOCK
 - HPROT
 - HSIZE
 - HNONSEC
 - HEXCL
 - HMASTER
 - HWRITE
 - HWDATA
 - HSEL
 - HAUSER
 - HWUSER
 - HRUSER
 - beats

```
Outputs:
```

HRESP []

HEXOKAY[]

```
HWDATA = new[4];
HWDATA[0] = 32'h0000_1111; // User to mark the data based on alignment
HWDATA[1] = 32'h2222_0000;
HWDATA[2] = 32'h0000_3333;
HWDATA[3] = 32'h4444_0000;
```

.HMASTLOCK(LVM TCM M UNLOCK), .HRESP(HRESP), .HEXOKAY(HEXOKAY));

m ahb env.write(.HADDR(32'h2000 0010),.HWDATA(HWDATA),.HSIZE(LVM TCM 2B),

// the parameter not mentioned will be randomized

3. S_READ

- It will launch bus size read for 1 beat, same like read, but hard-coded beat and simpler API output
- Arguments accepted:
 - HADDR
 - HBURST
 - HMASTLOCK
 - HPROT
 - HSIZE
 - HNONSEC
 - HEXCL
 - HMASTER
 - HWRITE
 - HSEL
 - HAUSER
 - HWUSER
 - HRUSER
 - beats

Outputs:

hrdata,

hresp,

hexokay

```
m_ahb_env. s_read (
    .HADDR (32'h2000_0000),
    .hrdata (hrdata) ,
    .hresp (hresp),
    .hexokay(hexokay)
);
```

4. S_WRITE

- It will launch bus size write for 1 beat, same like write, but hard-coded beat and simpler API output
- Arguments accepted:
 - HADDR
 - HBURST
 - HMASTLOCK
 - HPROT
 - HSIZE
 - HNONSEC
 - HEXCL
 - HMASTER
 - HWRITE
 - hwdata
 - HSEL
 - HAUSER
 - HWUSER
 - HRUSER
 - beats

Outputs:

hresp , hexokay

```
m_ahb_env.s_write (
    .HADDR (32'h2000_0000),
    .hwdata (32'h11111111),
    .hresp (hresp),
    .hexokay(hexokay)
);
```

WRITE_16, WRITE_8, READ_16, READ_8

- It will launch bus size write / read for 1 beat, same like read / write, but
 - hard-coded beat.
 - fixed access size (HSIZE), where *_16 means hword, *_8 means byte
 - simpler hwdata entry (no need manual alignment)
 - simpler API output

```
m_ahb_env.write_16( .HADDR(32'h2000_0006), .hwdata(32'h3333) , .hresp(hresp), .hexokay(hexokay));

m_ahb_env. read_16( .HADDR(32'h2000_0004), .hrdata(hrdata) , .hresp(hresp), .hexokay(hexokay));

`uvm_info(msg_tag, $sformatf("hrdata=32'h%0h hresp=2'h%0h, hexokay=32'h%0h", hrdata, hresp, hexokay), UVM_DEBUG)

m_ahb_env.write_8 ( .HADDR(32'h2000_000b), .hwdata(32'h44) , .hresp(hresp), .hexokay(hexokay));

m_ahb_env. read_8 ( .HADDR(32'h2000_0008), .hrdata(hrdata) , .hresp(hresp), .hexokay(hexokay));

`uvm_info(msg_tag, $sformatf("hrdata=32'h%0h hresp=2'h%0h, hexokay=32'h%0h", hrdata, hresp, hexokay), UVM_DEBUG)
```

9. IDLE

- It will launch bus size read for 1 beat, same like read, but hard-coded htrans == IDLE
- Arguments accepted:
 - HADDR
 - HBURST
 - HMASTLOCK
 - HPROT
 - HSIZE
 - HNONSEC
 - HEXCL
 - HMASTER
 - HWRITE
 - HSEL
 - HAUSER
 - HWUSER
 - HRUSER
 - beats
 - HWDATA[]

Outputs:

HRESP []

HEXOKAY[]

SUMMARY: IMPACT OF DRV_WAIT_OUTPUT

API name	drv_wait_output=LVM_ON	drv_wait_output=LVM_OFF
read/s_read	[WAIT] The read will be sent and gated until the read data is returned, only then next API is executed. Output arguments like HRDATA, HRESP etc can be used after the API.	[NO WAIT] The read will be sent. Without waiting for HRDATA, HRESP etc, next line after the API will get executed.
write/s_write	[WAIT] The write will be sent and gated until the write response is returned, only then next API is executed. Output arguments like HRESP etc can be used after the API.	[NO WAIT] The write will be sent. Without waiting for HRESP etc, next line after the API will get executed.

QUICK NOTE: NO NEED TO MENTION ALL ARGUMENTS

• User can choose to fix some variables in the API while leaving others to be randomized. For example:

```
m_ahb_env.s_write (
    .HADDR (32'h2000_0000),
    .hwdata (32'h11111111),
    .hresp (hresp),
    .hexokay(hexokay)
);
```

Other variables like HMASTER, HPROT etc are fully randomized based on protocol constraint.

1. wait_all_done

1. WAIT_ALL_DONE

This API waits for all the TCM packet to be send out by driver and response to return.

```
m_ahb_env.wait_all_done;
```

- It can be used when drv_wait_output is LVM_OFF but user wishes to gate a point by waiting for all the TCM packet to finish sending and all the response to return.
 - This is useful when user wants to switch mode to drv_wait_output == LVM_ON
- Note: in drv_wait_output = LVM_ON mode, the wait will be done automatically in write and read API.

QUICK NOTE: END OF TEST CHECK

- TCM driver will wait for all the packets transmission to be complete.
- It gates the post_main_phase for this.
- This is to ensure all reads / writes are completed by slave.
- It can be turned OFF using the following command:

```
m_ahb_env.cfg.end_of_test_check_en = 1'b0;
```

• Sample scoreboard (Ref: tb/example_ahb_user_sbd.sv) also has embedded checker where it ensures total packets must not be 0.

PRINT_AHB

- This API at seq item allows user to clearly print out all the TCM elements.
- Example usage:

```
`uvm_info(msg_tag, $sformatf("Captured %0s transaction\n%s", captured_item.op.name, captured_item.print_ahb), UVM_MEDIUM)
```

• User will get this at log file:

```
UVM INFO @ 16010.000 ns: uvm test top.ahb sbd [example ahb user sbd] Captured transaction
       CMD= LVM AHB READ HBURST=LVM AHB INCR4
                              HTRANS
                                               HADDR
                                                              EFFECTIVE
                                                                            HRDATA
                                                                                           HRESP
                                                                                                                   SOURCE
        [Beat 0
                       7: 0] LVM AHB NONSEQ
                                               32'h20000000
                                                                            32'hxxxxxx1d
                                                                                           LVM AHB OK
                                                                                                                   20000000->1d
        [Beat 1
                      15: 8]
                              LVM AHB SEQ
                                                                            32'hxxxx951d
                                                                                           LVM AHB OK
                                                                                                                   20000001->95
                                               32'h20000001
        [Beat 2
                      23:16] LVM AHB SEQ
                                               32'h20000002
                                                             8'h53
                                                                            32'hxx53951d
                                                                                           LVM AHB OK
                                                                                                                   20000002->53
                      31:24] LVM AHB SEQ
        [Beat 3
                                               32'h20000003
                                                                            32'hb153951d
                                                                                           LVM AHB OK
                                                                                                                   20000003->b1
            HPROT[3]=1
                                   HPROT[2]=1
                                                                HPROT[1]=0
                                                                                        HPROT[0]=1
                                   LVM AHB BUFFERABLE
                                                               LVM AHB UNPRIVILEGED
                                                                                        LVM AHB DATA ACCESS
```

Ref: <lvm_ahb>/tb/example_ahb_user_sbd.sv



RESET AWARE UVC

- This UVC is reset aware.
- When HRESETn goes active, all the components will go to passive mode automatically.
- During this time, driver will not response to incoming sequence item.



SEQUENCE ITEM & SEQUENCE WRITING


SEQ ITEM VARIABLE NAMES

- LVM TCM sequence item consists of standard TCM bus signals.
- Red colour font means they are array.

HADDR	HSEL
HBURST	HAUSER
HMASTLOCK	HWUSER
HPROT	HRUSER
HSIZE	HWDATA []
HNONSEC	HRDATA []
HEXCL	HREADY
HMASTER	HRESP []
HTRANS	HEXOKAY[]
HWRITE	beats

RETRIEVING SEQ ITEM FROM ENV

- As shown below, this UVC provides a port at its env.
- User can retrieve the seq item as shown in tb/example_ahb_user_sbd.sv



USER DEFINED UVM SEQUENCE

- Unlike conventional UVCs, users need not code the UVM sequence manually when using LVM TCM UVC.
- However, if the existing API cannot support what user wants, the user might need to code the sequence.
- To best illustrate this, an example code has been added into the VIP package:
 - Pls refer to tb/example_ahb_user_seq.sv
- Please take note that the debug signals are not meant to be used in sequence writing.
- Recommendation: use API instead.
- If user has any situation that cannot be supported by current API, please email to LVM



TCM DEMO TESTCASES AND TESTSUITES

- In this VIP, the self-test testbench and testcases are ready for the user to try on.
- The aim for demo testcases is to:
 - get to know the UVC.
 - know how to utilize the APIs.
 - try to simulate and observe the waveforms.
 - try to modify the testcases and start applying the API to create new stimulus.
- The TCM testsuite is designed to
 - verify the DUT as slave
- User can easily add new testcases by adding into the <lvm_ahb>/tests/testlist.sv and adding the runcmd into <lvm_ahb>/sim/makefile

DEMO TESTCASES

Testname	Purpose
lvm_ahb_02_single_accesses_test	s_write, s_read, write_16, read_16, write_8, read_8 usage examples.
lvm_ahb_03_basic_write_test.sv	Demonstrates simple write API usage: User can provide all arguments or minimum number of arguments.
lvm_ahb_04_basic_read_test.sv	Demonstrates simple read API usage: User can provide all arguments or minimum number of arguments.
lvm_ahb_05_more_write_test.sv	More write examples
lvm_ahb_06_more_read_test.sv	More read examples
lvm_ahb_07_locked_rw_test.sv	TCM lock transaction demonstration
lvm_ahb_08_read_write_test.sv	Mixed traffics
lvm_ahb_09_read_write_others_test.sv	Mixed traffics

DEMO TESTCASES

Testname	Purpose
lvm_ahb_10_rand_read_write_test.sv	More random style read writes
lvm_ahb_11_rw_idle_test.sv	Sending idle
lvm_ahb_20_user_seqs_test.sv	Example for manual uvm sequences
lvm_ahb_30_no_component_test.sv	Do not instantiate some components
lvm_ahb_31_mid_reset_test.sv	Mid reset scenario
lvm_ahb_32_monitor_off_test.sv	Turning OFF monitor
lvm_ahb_33_predictor_off_test.sv	Turning OFF predictor
lvm_ahb_40_x_setup_hold_test.sv	X injection tests
lvm_ahb_master_testsuites_test.sv	TCM testsuite


- LVM prepared a lot of quality testsuites, that is specially designed to achieve high quality coverage to verify user's DUT
- The scenario can be seen at the log file, for example

• The runcmd is by providing the plusarg, like below:

```
make run t=lvm_ahb_master_testsuites_test plusarg="+lvm_ahb_total_pkt=150 +lvm_ahb_scenario=1"
```

- Configurable memory range:
 - For master, if the HADDR are within the ranges
 - it will track the writes and update internal memory
 - It will check the data for read is matching its internal memory
 - For slave, if the HADDR are within the ranges
 - It will store the data from the writes into internal memory
 - It will use the data stored as HRDATA when it receives read packets
- Configurable memory testing range:
 - The memory sometime is very large that not efficient to cover all addresses in 1 test
 - Thus, user can define multiple smaller ranges of memory

- User add the info for "Full memory range" via the add_ADDR_RANGE api.
- add_ADDR_TEST_RANGE api is to add info for partial memory under test
- Detail on the usage is coded at lvm's base test



• User can configure ADDR RANGEs as such:

Argument name	Purpose
start_addr	Out of bound start address
end_addr	Out of bound end address
read_only	Whether this memory block cannot be written
ahb_lite	Is this memory resides under TCM-TCM bridge, as TCM lite slave?

• User can configurable out of bound memory range using the following code:

Argument name	Purpose
start_addr	memory block start address
end_addr	memory block end address
expected_resp	Expected response for access to these ranges

• User can configurable out of bound memory access to be limited to 1 beat (if needed) using the following code:

```
// Example to constrain all bad packets are 1 beat access
m_ahb_env.cfg.bad_packet_in_1_beat = 1'b1;
```

DOWNLOADING THE LVM TCM VIP

- 1. Request a copy of the LVM TCM by emailing LVM and specify which EDA tool you are using (Synopsys VCS, Questa sim, or Cadence xrun).
- 2. Unzip the package and copy to unix designated location, for example:

```
/project/home/verification/lvm_ahb
```

3. Now set the UNIX variable to point to this path.

```
setenv LVM_TCM_PATH /project/home/verification/lvm_ahb
```

4. For first sanity check, launch this cmd and make sure it is working, where you shall see a passing status. This proves that the LVM TCM copy is correct.

```
cd $LVM_TCM_PATH/sim
make sim
```

ADDING FILELIST AND SWITCHES

1. Add LVM VIP filelist into top of your testbench compilation filelist, by referring to

<lvm_ahb>/sim/top.f

```
+incdir+$LVM_TCM_PATH/tb
+incdir+$LVM_TCM_PATH/../lvm_class
// lvm_class

$LVM_TCM_PATH/../lvm_class/lvm_macros.svp

$LVM_TCM_PATH/../lvm_class/lvm_pkg.svp

// LVM_TCM_UVC_filelist
-f $LVM_TCM_PATH/src/lvm_ahb.f
...
```

2. Now copy the compilation keys and runtime keys from <lvm_ahb>/sim/makefile to your compile and runtime command, respectively.

```
+define+LVM_LICENSE_FOR_<given name> +define+LVM_LICENSE_SINCE_<date>
```

Compile options

```
+LVM_SINCE_<date> +LVM_<name>_<date> +seed=<random seed>
```

Runtime options

IMPORT PACKAGES DEFINE SIGNAL WIDTH

3. Import the package in your test, virtual sequence package / module top. (Ref: <lvm_ahb>/tb/top.sv)

```
import uvm_pkg::*; // your uvm package import
import lvm_pkg::*;
// lvm_ahb UVC
import lvm_ahb_pkg::*;
```

4. Now determine your signal widths for the TCM signals and add into the top of your base test, or your define file. (Ref: <lvm_ahb>/tests/lvm_ahb_base_test.sv)

```
`define LVM_TCM_VALUES
#(.HADDR_WIDTH(`UVM_REG_ADDR_WIDTH),.HBURST_WIDTH(3),.HMASTLOCK_WIDTH(1),.HPROT_WIDTH(7),.HSIZE_WIDTH(3),.HNONSEC
_WIDTH(1),.HEXCL_WIDTH(1),.HMASTER_WIDTH(4),.HTRANS_WIDTH(2),.HWDATA_WIDTH(`UVM_REG_DATA_WIDTH),.HWRITE_WIDTH(1),
.HRDATA_WIDTH(`UVM_REG_DATA_WIDTH),.HREADY_WIDTH(1),.HRESP_WIDTH(1),.HEXOKAY_WIDTH(1),.HSEL_WIDTH(1),.HAUSER_WIDTH(32),.HWUSER_WIDTH(32),.HRUSER_WIDTH(32))
```

DECLARATION AND CONSTRUCTION

5. Declaration and build_phase at base test (Ref: <lvm_ahb>/tests/lvm_ahb_base_test.sv)

```
// At build phase, construct the lvm_ahb UVC
function void build_phase (uvm_phase phase);
    super.build_phase(phase);
    m_ahb_env = lvm_ahb_env `LVM_TCM_VALUES::type_id::create("m_ahb_env", this);
    ...
endfunction
```

CONNECTING & CONFIGURING THE UVC

6. Connect phase at base test (Ref: <lvm_ahb>/tests/lvm_ahb_base_test.sv)

```
function void connect_phase (uvm_phase phase);

super.connect_phase(phase);


// Connection to your SBD / Coverage

m_ahb_env.port.connect(<your sbd export>);

m_ahb_env.port.connect(<your cov export>);

endfunction
```


WHAT YOU HAVE NOW



OPTIONAL STEP

- 7. [Optional] In case you need to add lvm_ahb env handle at your virtual sequence, you can repeat the declarations in step 5, inside your virtual sequence.
 - After that, go to base test and add the connection:

```
function void connect_phase (uvm_phase phase);
    super.connect_phase(phase);
    <vseq>.TCM_env = m_ahb_env;
endfunction
```



8. Declare all TCM wires in module top, and supply clock and reset to the wires:

(Ref: <lvm_ahb>/tb/top.sv)


9. Include the lvm_ahb_connection.sv (mostly need modifications)

```
// Instantiate the interface, set ConfigDB, connecting wire to interface
`include "lvm_ahb_connection.sv"

// Example Connections of wires to your DUT

// assuming DUT port list are the same as wire name, else use explicit connection to replace ".*" below

<your RTL module> dut(.*);
```



CREATING YOUR FIRST TEST

10. Now create a new testcase and add the following API (Ref: <lvm_ahb>/tests/lvm_ahb_03_basic_rw_test.sv)

```
// at main phase
m_ahb_env.drv_wait_output(LVM_ON);
m ahb env.read(
                     (32'h1000 008C),
        . HADDR
        . HBURST
                     (LVM TCM WRAP8),
        .HSIZE
                     (LVM TCM 2B),
        . HMASTLOCK
                    (LVM TCM M UNLOCK),
        . HRDATA
                     (HRDATA),
        .HRESP
                     (HRESP),
        . HEXOKAY
                     (HEXOKAY)
   );
```

```
m ahb env.write(
    . HADDR
                  (32'h1000 00F8),
     . HBURST
                  (LVM TCM INCR),
                  (LVM TCM_4B),
     .HSIZE
     . HMASTLOCK
                  (LVM TCM M UNLOCK),
     . HRESP
                  (HRESP),
                  (HEXOKAY)
     . HEXOKAY
);
```


PASSIVE TCM UVC

- LVM TCM UVC can be installed as a passive UVC also.
- This is when user has existing TCM master UVC, and wishes to evaluate the LVM TCM UVC.
- To enable this "mode", which has been embedded in the self-test testbench, the user just needs to add dual_TCM=on in the run command. For example:

make sim dual_TCM=on t=lvm_tcm_02_basic_test

EXAMPLE OF TWO LVM TCM IN THE TESTBENCH

TB LVM TCM interface LVM TCM protocol checker LVM TCM passive interface LVM TCM passive protocol checker DUT



INTEGRATION GUIDE

- 1. Follow steps 1 to 5 from previous guide.
- 2. Declaration and build_phase at base test (Ref: <lvm_ahb>/tests/lvm_ahb_base_test.sv)

CONNECTING THE PASSIVE UVC

3. Connect phase at base test (Ref: <lvm_ahb>/tests/lvm_ahb_base_test.sv)

```
function void connect phase (uvm phase phase);
        super.connect phase(phase);
        // Connection to your SBD / Coverage
        m_lvm_ahb_passive.port.connect(my_sbd.user_export);
endfunction
```

4. By reusing all TCM wires in module top, including the clock supply and reset, connect them to TCM passive interface:

(Ref: <lvm_ahb>/tb/top.sv)


5. Include the lvm_ahb_connection2.sv (mostly need modifications)

```
// Instantiate the interface, set ConfigDB, connecting wire
to interface
`include "lvm_ahb_connection2.sv"

// Example Connections of wires to your DUT

// assuming DUT port list are the same as wire name, else use
explicit connection to replace ".*" below

<your RTL module> dut(.*);
```



PASSIVE UVC

- With this UVC the user will be able to:
 - Dump TCM traffic into a file.
 - Start checking the TCM protocol on the signals.
 - Start writing the UVC's analysis TLM port.

TERMS AND CONDITIONS

124

IMPORTANT NOTICE

LVM VIP reserves the right to make changes without further notice to any product or specifications herein. LVM VIP does not assume any responsibility for use of any its products for any particular purpose, nor does LVM VIP assume any liability arising out of the application or use of any its products.