

Compiler directives in verilog pdf

You can't perform that action at this time.

Compiler Directives

General syntax: `<keyword>

 `define: similar to #define in C, used to define macros

2005

 `<macro_name> to use the macro defined by `define


Examples:

`define WORD_SIZE 32
`define S \$stop

`define WORD_REG reg [31:0]
`WORD_REG a_32_bit_reg;



You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. Summary [Design Structures [Sequential Statements [Concurrent Statements [Concurrent Statements [Prese and Constants] |Declarations of these would be called preprocessor commands in "C" Compilers may add additional compiler directives. They may not be portable and may not invoke the same calcins. These are not idef macro name 1// include source lines 1/ include source lines 3/ include



Example: 'include "disciplines.vams" Sections of code can be conditionally ignored using the `ifdef and `ifndef directives. It takes a macro name as an argument. <u>67664293642.pdf</u> With `ifdef the text that follows is ignored up to a matching `endif is ignored if the argument is undefined and accepted otherwise. If `else is used, then the text between it and the matching `endif is ignored if the argument is defined, and accepted otherwise. This logic is inverted for the `ifndef directives. Verilog-AMS upports a predefined macro to allow modules to be written that work with both IEEE 1364-1995 Verilog HDL and Verilog-AMS. The predefined macro is called __VAMS_ENABLE __ Example: `ifndef directives are set to their of the argument is undefined and accepted otherwise. This logic is inverted for the `ifndef directives desired in the `text between it and the matching `endif is ignored up to a matching `else or `endif if the argument is undefined and accepted otherwise. If `else is used, then the text between it and the matching `endif is ignored up to a mat

are: `define`include`ifdef`ifndef`elseif`else`timescale`undef`resetall`defaultnettypeLet us see different directives in detail.Include directive will copy all the codes written in the mentioned file and include them in the present file during compile time, making all the code from another file accessible in the file.

Syntax: `include "file name"`defineThis directive is used to declare a Macro or to define a custom data type. Macros are code that can be used to perform some tasks.

It is different from function or task as it can be defined outside the modules and thus be used globally. Also, macros do not have any construct like that of function and task. Syntax: `define name codeExampleThis example shows how a define directive can be used to define a custom data type. A nibble is a 4-bit data which is defined using `define directive.Copycopy code to clipboard`define nibble reg[3:0] module define demo; `nibble a; initial begin a = 4'b1010; \$display("a = %b", a); end endmodule# a = 1010This directive is used to remove any defined macros.ExampleThis code will show an error as nibble is undefined using `undef directive.

Thus, nibble cannot be used after the highlighted line.Copycopy code to clipboardmodule undefine_demo; `undef nibble `nibble a; initial begin a = 4'b1010; \$display("a = %b", a); end endmoduleThis directive is like an if-else statement but is evaluated during the compile time. If a macro has been defined, it will compile the statements present after the directive. `ifdef directive is always followed by an `endif directive which marks the end of condition code. Thus, any code written inside `ifdef and `endif directive will be compiled only when a particular macro is defined. Syntax: `ifdef macro_name `endifThe macros can either be defined using `define directive or be passed as a parameter with the compile command using the +define option.`ifndefThis directive. This directive. This directive. This directive will compile the underlying code only when the macro is not defined.

Generally, this is used when we want to compile some code only once. So, if a macro is not defined, it can compile some code and then define the exact macros. Now the same code will not be recompiled. Syntax: `ifndef macro_name `endif`elseifThis directive is used with the `ifdef or `ifndef directive to give added options, just as in the case of if-else-if statements.`elseThis directive is used to define a default case, i.e., if none of the directives evaluates to true, then the statement present in this directive with `ifdef or `ifndef directives.`timescaleThis directive is used to define the time scale of the simulation. Choosing a correct timescale is very crucial for a simulation. The time scale is divided into two parts: time unit and time precision. Time unit is selected as 1µs, then #1 will mean a delay of 1µs. Time precision shows the precision of the time scale. It can be equal to or less than the time unit specified.

For example, if time precision is selected to be 100ns, then #1.2 would mean a time delay of 1.2µs. If precision is also set to 1µs, then #1.2 will mean a time delay of 1µs. As there is the precision is also in µs.ExampleIn the below example, it must be noted that the \$realtime function's output is related to the time precision we provide. Precision in the example is 100ns, and as 1µs = 10 * 100ns, thus the output of the \$realtime function is 10.Copycopy code to clipboard`timescale 1us/100ns module timescale_demo; reg a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b1; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a = 1'b0; \$display("Simulation at %0t x 100ns", \$realtime); #1.42 a =