



Sawblade Cyber Defense EDA

Cyber Security Cyber Defense

Scott Winning – President / CEO

Sawblade Ventures, LLC

Austin, Texas

January 25, 2019



Sawblade Ventures, LLC

Sawblade Ventures Product Statement

Sawblade Ventures Product:

A fully functional patented method
for improving cyber-security
by integrating
small flexible, re-configurable, distributed
and networked hardware
into microelectronic systems!



Sawblade Ventures, LLC

Sawblade Ventures History

- Sawblade Ventures (SbV) began in January 2015.
- Sawblade Ventures, LLC is the managing partner of SaW Ventures, LP
- SbV is based on roadmap previously implemented by DAFCA, Inc
 - Validation and Verification DAFCA focus
 - Cyber-Security
- DAFCA
 - Began in 2003; Inactive in 2012
- SbV manages the technology including all rights, patents, IP, hardware and software previously owned by DAFCA.
 - 10 years of research with over \$25M of investments in the IP



Sawblade Ventures, LLC

SbV Product Offering

- SbV is offering a HARDWARE solution for securing integrated circuits.
- SbV can be used to augment other solutions including hardware and software techniques to improve security.
- SbV goes into the DNA of the chip, deep into the design.
- The best security is MORE security!



Sawblade Ventures, LLC

SbV Product Offering

SbV includes:

- Patented methods for placing and configuring security
- Custom Digital IP library – ClearBlue™ ReDi
- EDA tool used during design integration – ClearBlue™
- Tutorial for use in building a secure chip with Sawblade



Sawblade Ventures, LLC

SbV Offering – The Basics

SbV Basics for System on Chip

Normal Design Flow

- Market need drives a product definition- any market
- Customer defines requirements, vendor develops spec
 - Security definition can **not** be an afterthought
- SoC is designed using HDL/RTL/Verilog, chip is verified/Verilog
- Semiconductor process compiles into gates/transistors.
- DFT scan chains are added
- Timing, power, physical design is completed.
- **ALL WORKS per requirements and spec in this normal flow! Now,**


Adding security

- **Sawblade security is integrated and verified / only creator knows the secrets.**
- Chip is re-verified for original functionality, timing, power **and security.**
- Tape out or FPGA programed and into production.



Sawblade Ventures, LLC

ClearBlue™ Accelerated In-System Silicon Validation



Seeing is Believing!

Integrates with normal design flow


Sawblade Ventures



Sawblade Ventures, LLC

Application System Layers

Functional System Device




Get to the
bottom of
the
problem



Sawblade Ventures, LLC

SbV ClearBlue™ Workflow






Electronic Systems Need Better Hardware Protection

SbV predicate:


Today: Patch and Pray

*2800 vulnerability instances
2800 software patches



Future: SSITH

SSITH will protect against all 7 hardware classes



SbV capability:

physical obfuscation:
reroute signals
reconfiguration
personality edit
honeypot operations
calculated noise

SSITH addresses hardware vulnerabilities at their source and will address current and future vulnerabilities

*2015 MITRE-recorded hardware vulnerabilities (CVE)

2017

2

DARPA SSITH System Security Integrated Through Hardware and Firmware (SSITH) Linton Salmon April 21, 2017



Sawblade Ventures, LLC

SbV How it Should work

New Design IC's – Adding Security

- Requirements are defined
 - Assuming security is a critical need
- Architecture is defined / Specification written
 - Security specification is a separate document
- Design is created, RTL, hardblocks, memories
- Design is verified through traditional methods
- Gates synthesized and verified.
- SbV security now can be added per specification
 - RTL netlist is read into ClearBlue™ iStudio (EDA tool)
 - IP blocks: Monitors, capture, trace, trigger engines inserted as per security strategy and spec.
 - SVStudio is used to verify security scheme
 - New netlist is created.
- Re-verification of base circuit, synthesis, timing, power, DFT
- Tape out



Sawblade Ventures, LLC

SbV How it Could work

New Design IC's – Design is in process.....

OMG – I have a weakness and we are about to tape out !!!

- **STOP** the tape out and prepare to **run Sawblade's ClearBlue™ !!!**
- Define weakness plus some more thought of What else....
- Document the entry weakness
- SbV security is added per specification
 - RTL netlist is read into ClearBlue™ EDA tool
 - Monitors, capture, trace, trigger engines added
 - SVStudio is used to verify security scheme
 - New net list is created.
- Re-verification of base circuit, synthesis, timing, power, DFT
- Tape out with
 - **MINIMAL TIME LOST**
 - **Gap Closed**



Sawblade Ventures, LLC

SbV How it Could work


Modifying Existing Designed IC's

- At risk design features are identified
- Security specification is defined and documented
- SbV security is added per specification
 - RTL netlist is read into ClearBlue™ EDA tool
 - Monitors, capture, trace, trigger engines added
 - SVStudio is used to verify security scheme
 - New net list is created.
- Reverification of base circuit, synthesis, timing, power, DFT
- Tape out


Note: This can be done with same pin out / same package / same performance as before but now with *internal monitor and counter measures* added.



IT Industry Security Problem



SbV ClearBlue™ Solution



Example SVStudio Run



Sawblade Ventures, LLC
Austin, Texas

ClearBlue Silicon Validation Studio

GTKWave - .CB_TE1_CAPSTIM.dafca.vcd

File Edit Search Time Markers View Help

From: 0 sec To: 50 ps Marker: -- Cursor: 0 sec

Filtered: groups(by type)

TOP

Ports

BLOCK

CB_WR1_MUX

CB_WR1_REGMUX

L1_CLK_CTRL

countermeasure

on off

CNTROUT[9:0]

DATA_IN[15:0]

EN_CNTR

LD_CNTR

CNTR_LOAD

CNTR_ON

LOAD

Waves

10 ps 20 ps 30 ps 40 ps 50 ps

643 660 8080

TOP/X_DAFCA_BLOCK/CB_TE1_PTE

File View Help

FSM

State Machine Designer

Programmable Trigger Engine

Actions

Disable

Go To IDLE

Clear All

Status

GP0(COUNTER_0_RST)

GP1(COUNTER_1_RST)

GP2(COUNTER_0_DEC)

GP3(COUNTER_1_DEC)

GP4(COUNTER_0_INC)

GP5(COUNTER_1_INC)

GP6(TIMER_0_RST)

GP7(TIMER_0_DEC)

GP8(TIMER_0_INC)

GP9(TRACE_ENABLE)

GP10(TIMER_ENABLE)

GP11(STIMULUS_ENABLE)

GP12

GP13

TOP/X_DAFCA_BLOCK/CB_TE1

File Options Help

Actions

Enable Stimulus

Enable Trace

Reset

View Trace

Status

FULL

EMPTY

CAPTURED

OVERWRITTEN


Capture Stimulus

Stimulus Connections


TOP/L1_COUNTER/CNTR_ON

stimulus

A Typical Circuit



Typical Circuit with SbV Instruments Added



Reconfiguration Circuit Example





Figure 1-1 Tutorial circuit top-level block diagram



Sawblade Ventures, LLC

Cyber Security with Sawblade Ventures
Small, distributed, integrated HARDWARE

END of Presentation

Contact Sawblade Ventures, LLC:

<https://sawbladeventures.com>

6001 West William Cannon Dr. Ste 203A

Austin, Texas 78749

512-291-2168



Sawblade Ventures, LLC