

8/25/83

FW

BUS CONTROL PROCESS

ACTIVITIES

1. EMPTY IR BUFFER TO {
HOST RESIDENT PROCESS
SERIAL BUS
IR OUTPUT *
2. EMPTY SERIAL IN BUFFER TO {
IR
HOST RESIDENT PROCESS
3. EMPTY ONBOARD OUT {
TO SERIAL OUT
TO IR OUT



FILL INPUT TO ONBOARD from

- ① OUTPUT FROM ONBOARD
- ② IR
- ③ SERIAL
(flag when each has next)

FILL SERIAL TO XMIT from

- ① IR
- ② ONBOARD


RESOURCES

1. SERIAL BUS OUTPUT
2. IR XMIT

FILL IR XMIT from

- ① RCVD SERIAL
- ② OUTPUT FROM ONBOARD
- ③ ACK

When a buffer fills, try to empty it
" " " empties, try to fill it



* DONE BY AN INTERRUPT ROUTINE

TIMERS:

0. MODE 3

HIGH PART IS 256 μ S - MASTER INTERRUPT

LOW PART IS USED FOR PRIORITY OK CONTROL - NO - UNUSED

1. MODE 2

SMOD = 1, TH1 = FD₁₆, C/T = $\emptyset$, GATE = $\emptyset$

INTERRUPTS:

INT $\emptyset$ BUS REQUEST - ENABLED WHENEVER BUS MASTER DOES NOT NEED BUS

TIMER $\emptyset$ 256 μ S

(INT1) IR INPUT - (NOT) USED AS INTERRUPT - perhaps the only time critical follow

(TIMER1) PRIORITY OK CONTROL - NOT USED 300ms carrier

(SERIAL PORT) INTERROGATED IN 256 μ S LOOP 50ms watchdog

(H/S DEBOUNCE) DONE IN 256 μ S LOOP


MSG BUFFERS

① If both offboard rcv buffers are full, no bus requests granted

② IR RCV gets hold of the bus before onboard out and before bus requests granted

③ What about on board sending to speech?

③ Onboard out gets the bus before bus requests in



TOBS

ORDER TO EMPTY:

IR RCV

ONBOARD

OFFBOARD

only one offboard buffer?
what about on board to IR?
- let it use offboard buffer?

GRANT BUS REQUEST

SET BUS IN USE BIT

(PRIORITY OK SHOULD ALREADY BE SET)

DISABLE INT ϕ (same?)

SET "TIMER1" 1ST INTERVAL BIT (RUNNING 1ST INTERVAL)

LOAD "TIMER1".

RUN "TIMER1"

"TIMER1"

IS "TIMER1" 1ST INTERVAL BIT SET?

YES: LOAD "TIMER 1"

RUN "TIMER1"

CLEAR 1ST INTERVAL BIT

NO: IS PRIORITY OK SET?

YES: LOAD "TIMER1" w/ SHORT VALUE

CLEAR PRIORITY OK


RUN "TIMER1"

NO: IS OUTBOUND MSG WAITING?

YES:

NO: ENABLE INTERRUPT

SET PRIORITY OK



170 μ s
50 μ s

What about speech?

is buffer space available
base memory
for ~~test~~ to run another msg?

COMM PROCESSOR TIMING

p6-14 Timer ϕ is Mode 3
TL is free using TFI ~~see~~ interrupt

256 μs

IR

TIMER ϕ (INTERRUPT ON TIMER)

48 μs

SERIAL BUS

TIMER 1 - (NO INTERRUPT)

Variable

BUS CONTROL

~~BUS~~ TIMER

TIMER ϕ LOW

Random

BUS REQUEST

INTERRUPT ϕ

Random


SERIAL BUS ADDR

SERIAL/
INTERRUPT

IR

IR

INT1 (3 μs)



TASKS

PROCESS IR MSG

PROCESS SERIAL BUS MSG

SEND OUTGOING MESSAGES

DO ONBOARD PROCESS

(H/S: status to host, on hit send msg to motors or ...)

(version:

(topo id:

(

SPEECH control

256 μ s ISR



exclusive < SEND IR BIT IF REQD 6-7 μ s
RCV IR BIT IF REQD

exclusive < SEND IR IF REQD 1-30 μ s
RCV IR IF REQD

exclusive < SEND SERIAL BYTE IF REQD some?
RCV SERIAL BYTE IF REQD

DEBOUNCE HEADSWITCH - 32 ms + 50 μ s waiting

CHECK FOR SIGNAL RCV - 320 ms

ON BOARD TASKS

① EMPTY IR RCV BUFFER


- gets priority for serial bus over ONBOARD out & external requests
- gets software priority over all other host processes

② EMPTY ONBOARD OUT

- gets priority for IR XMIT over OFFBOARD
- loses priority for serial bus to IR XMIT
- has software priority over OFFBOARD and all host processes

③ EMPTY OFFBOARD

- has software priority over host processes



1. Initial System

bus master handles IR communications

auxiliary devices communicate only w/ host computer, and that via bus master

LIMITATIONS:

high level on board functions not supported

- collision imminent to stop motors
- wall bug to steer base
- environmentally controlled speed (battery low) (lost) (touch)
- BLB CPU cannot run system (?)
- stop on head switch (?)

REQMT

~~SOLN~~: auxiliary devices must be able to ~~handle~~ request bus service

POSSIBLE SOLN's:

- poll devices individually via serial bus - (speed?) (how many devices? RAM?)
- interrupt request - (2 wires for doing chain)
- poll devices by bus pos'n - (don't know bus pos'n)
- non-prioritized interrupt -

ON-BOARD-BUS DESIGN REQMT'S


1. Support msg passing to/from host to individual bus devices
2. " " " " " " all bus devices
3. " all device reset in addition to (2)
4. " msg passing from bus device to bus device

OBB ASSUMPTIONS

1. OBB reliability does not require error detection or correction
 - no ACKs
 - no parity
 - no checksums
2. Bus master handles all IR formatting
 - addresses & saywhats
 - parity & checksum generation/stripping

COMPATIBILITY w/ LOWER COST IR

PRESENT



REDO OPTIONS:

1. no processing or memory (still need a bus master on board to buffer incoming since we can't run an interrupt line to host)
2. same s/w, new analog section

ANK ϕ serial bus rev (?)

Q. Process buffer ends? or new end overrides?

Serial Rcv Routine

PUSH	ACC	; SAVE ACCUM FOR INTERRUPTED PROCESS	2	
PUSH	PSW	; AND ALSO PSW, SINCE CJNE ALTERS CARRY	2	
MOV	SBUF, ACC	; LOOK AT RECEIVED BYTE	2	
JZ	GETALLCALLDATA	; IF ITS ZERO, HANDLE AN ALL CALL	2	
{	CJNE	A, #PROCESSID ϕ , CKPROCESSID; IF ITS NOT PROCESS ϕ ON BOARD, CHECK PROCESS 1	3	
	LJMP	CPTR PROCESS ϕ DATA	3	
CKPROCESSID {				
IGNREMSG	POP	PSW	; RESTORE PSW FOR INTERRUPTED PROCESS	2
	POP	ACC	; RESTORE ACCUMULATOR FOR INTERRUPTED PROCESS	2
	RETI	; RETURN TO INTERRUPTED PROCESS	1	

19 μ s if not

For most process

once a process is doing a task, it will respond to all-calls and universal msg only. It will not respond to other msg unless

- ① system reset
- ② process disable with a universal ϕ 2XX
- ③ process terminates

QUESTIONS :

	Rec	ans # count
only 8 devices, as per present? (ref. Topo Comm. Protocol 3, p5)	NO	32-255 initial
7 byte IR packet, as per present --- or same length?	YES	
error correction on board w/ parity & checksum?	YES	
on a message to device X, how does the bus master know if a response is requested... and how quickly?	DOESN'T	
compatibility w/ deeper IR system?		
rotating vs fixed order priority? needs extra line for IR to get to bus devices		
does the master care who is requesting the bus?		

PROPOSALS

1. leave the HOST/DL/IR protocol alone; (ack, say what, etc)
2. message contents are ~~not protected~~ will change, incl. device numbers
3. each data byte has ^{legal} ~~range~~ range of 32-255 on the host host/DL/IR portion
- 4.

DEVICE NUMBER ASS.

- ~~host computer~~ host via
~~bus master~~ as agent IR system (send it out)
- 1 bus master
 - 2 all devices ~~warrant~~ (reset is hardwired)
 - 3 ~~give system id~~ other system via IR (fudge, etc).

31

32

motors

33

speed

255